| Electronic Components Datasheet Search |
|
PCIMX536AVV8B Datasheet(PDF) 113 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
PCIMX536AVV8B Datasheet(HTML) 113 Page - Freescale Semiconductor, Inc |
|
113 / 180 page ![]() Electrical Characteristics i.MX53xA Automotive and Infotainment Applications Processors, Rev. 1 Freescale Semiconductor 113 Figure 63 depicts Write 0 Sequence timing, and Table 66 lists the timing parameters. Figure 63. Write 0 Sequence Timing Diagram Figure 64 depicts Write 1 Sequence timing, Figure 65 depicts the Read Sequence timing, and Table 67 lists the timing parameters. Figure 64. Write 1 Sequence Timing Diagram Table 65. RPP Sequence Delay Comparisons Timing Parameters ID Parameters Symbol Min Typ Max Unit OW1 Reset Time Low tRSTL 480 511 —1 1 In order not to mask signaling by other devices on the 1-Wire bus, t RSTL + tR should always be less than 960 µs. µs OW2 Presence Detect High tPDH 15 — 60 µs OW3 Presence Detect Low tPDL 60 — 240 µs OW4 Reset Time High (includes recovery time) tRSTH 480 512 — µs Table 66. WR0 Sequence Timing Parameters ID Parameter Symbol Min Typ Max Unit OW5 Write 0 Low Time tLOW0 60 100 120 µs OW6 Transmission Time Slot tSLOT OW5 117 120 µs Recovery time tREC 1— — µs OW5 OW6 One-Wire bus (BATT_LINE) tREC OW7 OW8 One-Wire bus (BATT_LINE) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |