Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PCIMX536AVV8B Datasheet(PDF) 112 Page - Freescale Semiconductor, Inc

Part # PCIMX536AVV8B
Description  i.MX53xA Automotive and Infotainment Applications Processors
PDF  180 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

PCIMX536AVV8B Datasheet(HTML) 112 Page - Freescale Semiconductor, Inc

Back Button PCIMX536AVV8B Datasheet HTML 108Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 109Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 110Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 111Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 112Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 113Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 114Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 115Page - Freescale Semiconductor, Inc PCIMX536AVV8B Datasheet HTML 116Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 112 / 180 page
background image
i.MX53xA Automotive and Infotainment Applications Processors, Rev. 1
112
Freescale Semiconductor
Electrical Characteristics
4.7.11
One-Wire (OWIRE) Timing Parameters
Figure 62 depicts the RPP timing, and Table 65 lists the RPP timing parameters.
Figure 62. Reset and Presence Pulses (RPP) Timing Diagram
Table 64. MLB Device 1024 Fs Timing Parameters
Parameter
Symbol
Min
Typ
Max
Units
Comment
MLBCLK Operating
Frequency1
1 The MLB Controller can shut off MLBCLK to place MediaLB in a low-power state.
fmck
45.056
49.152
49.2544
51.200
MHz
Min: 1024*fs at 44.0 kHz
Typ: 1024*fs at 48.0 kHz
Max: 1024fs*fs at 48.1 kHz
Max: 1024*fs PLL unlocked
MLBCLK rise time
tmckr
——
1
ns
VIL TO VIH
MLB fall time
tmckf
——
1
ns
VIH TO VIL
MLBCLK cycle time
tmckc
—20.3
—
ns
—
MLBCLK low time
tmckl
6.5
6.1
7.7
7.3
—ns
PLL unlocked
MLBCLK high time
tmckh
9.7
9.3
10.6
10.2
—
—
ns
PLL unlocked
MLBCLK pulse width variation
tmpwv
——
0.7
ns pp
Note2
2 Pulse width variation is measured at 1.25 V by triggering on one edge of MLBCLK and measuring the spread on the other
edge, measured in ns peak-to-peak (pp).
MLBSIG/MLBDAT input valid
to MLBCLK falling
tdsmcf
1—
—
ns
—
MLBSIG/MLBDAT input hold
from MLBCLK low
tdhmcf
0—
—
ns
—
MLBSIG/MLBDAT output high
impedance from MLBCLK low
tmcfdz
0—
tmckl
ns
—
Bus Hold Time
tmdzh
2—
—
ns
Note3
3 The board must be designed to insure that the high-impedance bus does not leave the logic state of the final driven bit for this
time period. Therefore, coupling must be minimized while meeting the maximum capacitive load listed.
One-Wire bus
One Wire Device Tx
“Presence Pulse”
(BATT_LINE)
One-WIRE Tx
“Reset Pulse”
OW1
OW2
OW3
OW4
tR



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com