| Electronic Components Datasheet Search |
|
WM8946ECS/R Datasheet(PDF) 33 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8946ECS/R Datasheet(HTML) 33 Page - Wolfson Microelectronics plc |
|
33 / 175 page ![]() Production Data WM8946 w PD, July 2012, Rev 4.3 33 DSP CORE DSP Core is at the centre of the ADC / DAC / Digital Audio Interface (I2S) blocks. It provides signal routing, and also implements a number of configurable signal processing functions. The signal processing functions are arranged in three blocks, as follows: Signal Enhancement 1 (SE1) - Low-pass / High-pass filter, 3D-stereo enhancement, 5 notch filters, generic ‘Direct-Form 1’ filter. Signal Enhancement 2 (SE2) - ReTune™ processing, 5-band equalizer. Signal Enhancement 3 (SE3) - Dynamic range control The DSP Configuration modes and each of the Signal Enhancement blocks is described in the following sections. DSP CONFIGURATION MODES The DSP Configuration Mode is determined using the SE_CONFIG register field; this configures the signal paths between the Signal Enhancement blocks and the ADC / DAC / I2S interfaces. The supported DSP modes are illustrated in Figure 13. Figure 13 DSP Configuration Modes |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |