Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

WM8946ECS/R Datasheet(PDF) 82 Page - Wolfson Microelectronics plc

Part # WM8946ECS/R
Description  Stereo Low-Power CODEC with Video Buffer
PDF  175 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8946ECS/R Datasheet(HTML) 82 Page - Wolfson Microelectronics plc

Back Button WM8946ECS/R Datasheet HTML 78Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 79Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 80Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 81Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 82Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 83Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 84Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 85Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 86Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 175 page
background image
WM8946
Production Data
w
PD, July 2012, Rev 4.3
82
For best FLL performance, the FLL fractional mode is recommended. Therefore, if the calculations
yield an integer value of N.K, then it is recommended to adjust FLL_FRATIO in order to obtain a non-
integer value of N.K. Care must always be taken to ensure that the FLL operating frequency, FVCO, is
within its recommended limits of 90-100 MHz.
The register fields that control the FLL are described in Table 55. Example settings for a variety of
reference frequencies and output frequencies are shown in Table 56.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R8 (08h)
FLL Control 1
12:11
FLL_CLK_RE
F_DIV [1:0]
00
FLL Clock Reference Divider
00 = MCLK / 1
01 = MCLK / 2
10 = MCLK / 4
11 = MCLK / 8
MCLK must be divided down to
<=13.5MHz.
For lower power operation, the
reference clock can be divided down
further if desired.
10:8
FLL_OUTDIV
[2:0]
001
FOUT clock divider
000 = 2
001 = 4
010 = 8
011 = 16
100 = 32
101 = 64
110 = 128
111 = 256
(FOUT = FVCO / FLL_OUTDIV)
7:5
FLL_CTRL_R
ATE [2:0]
000
Frequency of the FLL control block
000 = FVCO / 1 (Recommended value)
001 = FVCO / 2
010 = FVCO / 3
011 = FVCO / 4
100 = FVCO / 5
101 = FVCO / 6
110 = FVCO / 7
111 = FVCO / 8
Recommended that this register is not
changed from default.
4:2
FLL_FRATIO
[2:0]
000
FVCO clock divider
000 = 1
001 = 2
010 = 4
011 = 8
1XX = 16
000 recommended for FREF > 1MHz
100 recommended for FREF < 16kHz
011 recommended for all other cases



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com