| Electronic Components Datasheet Search |
|
WM8946ECS/R Datasheet(PDF) 24 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8946ECS/R Datasheet(HTML) 24 Page - Wolfson Microelectronics plc |
|
24 / 175 page ![]() WM8946 Production Data w PD, July 2012, Rev 4.3 24 INPUT PGA ENABLE The input PGAs (Programmable Gain Amplifiers) are enabled using register bits INPPGAR_ENA and INPPGAL_ENA, as described in Table 1. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R2 (02h) Power Management 1 13 INPPGAR_ENA 0 Right Input PGA Enable 0 = Disabled 1 = Enabled 12 INPPGAL_ENA 0 Left Input PGA Enable 0 = Disabled 1 = Enabled Table 1 Input PGA Enable To enable the input PGAs, the reference voltage VMID and the bias current must also be enabled. See “Reference Voltages and Master Bias” for details of the associated controls VMID_SEL and BIAS_ENA. INPUT PGA CONFIGURATION Microphone and Line level audio inputs can be connected to the WM8946 in single-ended or differential configurations. (These two configurations are illustrated in Figure 58 and Figure 59 in the section describing the external components requirements - see “Applications Information”.) For single-ended microphone inputs, the microphone signal is connected to the non-inverting input of the PGAs, whilst the inverting inputs of the PGAs are connected to VMID. For differential microphone inputs, the non-inverted microphone signal is connected to the non-inverting input of the PGAs, whilst the inverted (or ‘noisy ground’) signal is connected to the inverting input pins. Line level inputs are connected in the same way as a single-ended microphone signal. The non-inverting input of the PGAs is configured using the P_PGAR_SEL and P_PGAL_SEL registers. These registers allow the selection of three possible input pins to the associated PGA. When the AUX1 or AUX2 pin is used as an audio input, that pin must be configured for audio using the AUX1_AUDIO or AUX2_AUDIO register bits. The inverting input of the PGAs is configured using MICRN_TO_N_PGAR and MICLN_TO_N_PGAL. These registers allow the PGA to operate in either single-ended or pseudo-differential configuration. The registers for configuring the Input PGAs are described in Table 2. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R39 (27h) Input Ctrl 8 AUX2_AUDIO 0 AUX2 pin configuration 0 = Non-Audio signal 1 = AC-coupled Audio signal 7 AUX1_AUDIO 0 AUX1 pin configuration 0 = Non-Audio signal 1 = AC-coupled Audio signal 5 MICRN_TO_N_ PGAR 1 Right Input PGA Inverting Input Select 0 = Connected to VMID 1 = Connected to IN2R 4 MICLN_TO_N_P GAL 1 Left Input PGA Inverting Input Select 0 = Connected to VMID 1 = Connected to IN2L |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |