UPSD3312D datasheet(176/272 Pages) STMICROELECTRONICS

176 / 272 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

PSD module

UPSD33xx

176/272

Doc ID 9685 Rev 7

from the secondary Flash memory in program space. After the writing is complete, the main

Flash can be “reclassified” back to program space, then execution can continue from the

new code in main Flash memory. The mapping example of Figure 56 will accommodate this

operation.

27.2.6

Memory sector select rules

When defining sector select signals (FSx, CSBOOTx, RS0, CSIOP, PSELx) in PSDsoft

Express, keep these rules in mind:

●

Main Flash and secondary Flash memory sector select signals may not be larger than

their physical sector size as defined in Table 112 on page 166.

●

Any main Flash memory sector select may not be mapped in the same address range

as another main Flash sector select (cannot overlap segments of main Flash on top of

each other).

●

Any secondary Flash memory sector select may not be mapped in the same address

range as another secondary Flash sector select (cannot overlap segments of

secondary Flash on top of each other).

●

A secondary Flash memory sector may overlap a main Flash memory sector. In the

case of overlap, priority is given to the secondary Flash memory sector.

●

SRAM, CSIOP, or PSELx may overlap any Flash memory sector. In the case of overlap,

priority is given to SRAM, CSIOP, or PSELx.

●

The address range for sector selects for SRAM, PSELx, and CSIOP must not overlap

each other as they have the same priority, causing contention if overlapped.

Note:

PSELx is for optional Peripheral I/O mode on Port A.

Figure 57 illustrates the priority scheme of the memory elements of the PSD module.

Priority refers to which memory will ultimately produce a byte of data or code to the 8032

MCU for a given bus cycle. Any memory on a higher level can overlap and has priority over

any memory on a lower level. Memories on the same level must not overlap.

Example: FS0 is valid when the 8032 produces an address in the range of 8000h to BFFFh.

CSBOOT0 is valid from 8000h to 9FFFh. RS0 is valid from 8000h to 87FFh. Any address

from the 8032 in the range of RS0 always accesses the SRAM. Any address in the range of

CSBOOT0 greater than 87FFh (and less than 9FFFh) automatically addresses secondary

Flash memory. Any address greater than 9FFFh accesses main Flash memory. One-half of

the main Flash memory segment, and one-fourth of the secondary Flash memory segment

cannot be accessed by the 8032 in this example.

UPSD3312D Datasheet(PDF) 176 Page - STMicroelectronics

UPSD3312D Datasheet(HTML) 176 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL