 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
HT66F4530 Datasheet(PDF) 94 Page - Holtek Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
HT66F4530 Datasheet(HTML) 94 Page - Holtek Semiconductor Inc |
|
|
94 / 224 page  Rev. 1.00 94 De�e��e� �1� �01� Rev. 1.00 95 De�e��e� �1� �01� HT66F4530/HT66F4540/HT66F4550 A/D Flash MCU with Dual Operational Amplifiers HT66F4530/HT66F4540/HT66F4550 A/D Flash MCU with Dual Operational Amplifiers Bit2~0 STnRP2~STnRP0:STMnCCRP3-bitregister,comparedwiththeSTMncounterbit9~bit7 ComparatorPMatchPeriod= 000:1024STMnclocks 001:128STMnclocks 010:256STMnclocks 011:384STMnclocks 100:512STMnclocks 101:640STMnclocks 110:768STMnclocks 111:896STMnclocks ThesethreebitsareusedtosetupthevalueontheinternalCCRP3-bitregister,which arethencomparedwiththeinternalcounter’shighestthreebits.Theresultofthis comparisoncanbeselectedtocleartheinternalcounteriftheSTnCCLRbitissetto zero.SettingtheSTnCCLRbittozeroensuresthatacomparematchwiththeCCRP valueswillresettheinternalcounter.AstheCCRPbitsareonlycomparedwiththe highestthreecounterbits,thecomparevaluesexistin128clockcyclemultiples. Clearingallthreebitstozeroisineffectallowingthecountertooverflowatits maximumvalue. STMnC1 Register Bit 7 6 5 4 3 2 1 0 Na�e STnM1 STnM0 STnIO1 STnIO0 STnOC STnPOL STnDPX STnCCLR R/W R/W R/W R/W R/W R/W R/W R/W R/W POR 0 0 0 0 0 0 0 0 Bit7~6 STnM1~STnM0:SelectSTMnOperatingMode 00:CompareMatchOutputMode 01:CaptureInputMode 10:PWMOutputModeorSinglePulseOutputMode 11:Timer/CounterMode ThesebitssetuptherequiredoperatingmodefortheSTMn.Toensurereliable operationtheSTMnshouldbeswitchedoffbeforeanychangesaremadetothe STnM1andSTnM0bits.IntheTimer/CounterMode,theSTMnoutputpincontrol willbedisabled. Bit5~4 STnIO1~STnIO0:SelectSTMnexternalpin(STPnorSTPnI)function CompareMatchOutputMode 00:Nochange 01:Outputlow 10:Outputhigh 11:Toggleoutput PWMOutputMode/SinglePulseOutputMode 00:PWMoutputinactivestate 01:PWMoutputactivestate 10:PWMoutput 11:SinglePulseOutput CaptureInputMode 00:InputcaptureatrisingedgeofSTPnI 01:InputcaptureatfallingedgeofSTPnI 10:Inputcaptureatrising/fallingedgeofSTPnI 11:Inputcapturedisabled Timer/CounterMode Unused ThesetwobitsareusedtodeterminehowtheSTMnoutputpinchangesstatewhena certainconditionisreached.Thefunctionthatthesebitsselectdependsuponinwhich modetheSTMnisrunning. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
