Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

AMD-K6-2E/233AMZ Datasheet(PDF) 287 Page - Advanced Micro Devices

Part # AMD-K6-2E/233AMZ
Description  AMD-K6??2E Embedded Processor
PDF  332 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AMD-K6-2E/233AMZ Datasheet(HTML) 287 Page - Advanced Micro Devices

Back Button AMD-K6-2E/233AMZ Datasheet HTML 283Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 284Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 285Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 286Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 287Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 288Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 289Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 290Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 291Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 287 / 332 page
background image
Chapter 15
Signal Switching Characteristics
269
22529B/0—January 2000
AMD-K6™-2E Processor Data Sheet
Preliminary Information
Figure 89. CLK Waveform
15.4
Valid Delay, Float, Setup, and Hold Timings
Valid Delay and Float
Timing
The maximum valid delay timings are provided to allow a
system designer to determine if setup times to the system logic
can be met. Likewise, the minimum valid delay timings are used
to analyze hold times to the system logic.
s
Valid delay and float timings are given for output signals
during functional operation and are given relative to the
rising edge of CLK.
s
During boundary-scan testing, valid delay and float timings
for output signals are with respect to the falling edge of
TCK.
Setup and Hold
Timing
The setup and hold time requirements for the AMD-K6-2E
processor input signals must be met by the system logic to
assure the proper operation of the processor.
s
The
setup
and
hold
timings
during
functional
and
boundary-scan test mode are given relative to the rising
edge of CLK and TCK, respectively.
t5
2.0 V
1.5 V
0.8 V
t2
t3
t4
t1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com