Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MC68HC908GR4MP Datasheet(PDF) 244 Page - Freescale Semiconductor, Inc

Part # MC68HC908GR4MP
Description  M68HC08 Microcontrollers
PDF  286 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC68HC908GR4MP Datasheet(HTML) 244 Page - Freescale Semiconductor, Inc

Back Button MC68HC908GR4MP Datasheet HTML 240Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 241Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 242Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 243Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 244Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 245Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 246Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 247Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 248Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 244 / 286 page
background image
Timer Interface Module (TIM)
MC68HC908GR8 • MC68HC908GR4 Data Sheet, Rev. 7
244
Freescale Semiconductor
CHxMAX — Channel x Maximum Duty Cycle Bit
When the TOVx bit is at 1, setting the CHxMAX bit forces the duty cycle of buffered and unbuffered
PWM signals to 100%. As . CHxMAX Latency shows, the CHxMAX bit takes effect in the cycle after it
is set or cleared. The output stays at the 100% duty cycle level until the cycle after CHxMAX is cleared.
NOTE
The 100% PWM duty cycle is defined as a continuous high level if the PWM
polarity is 1 and a continuous low level if the PWM polarity is 0.
Figure 22-11. CHxMAX Latency
22.9.5 TIM Channel Registers
These read/write registers contain the captured TIM counter value of the input capture function or the
output compare value of the output compare function. The state of the TIM channel registers after reset
is unknown.
In input capture mode (MSxB:MSxA = 0:0), reading the high byte of the TIM channel x registers (TCHxH)
inhibits input captures until the low byte (TCHxL) is read.
In output compare mode (MSxB:MSxA
≠ 0:0), writing to the high byte of the TIM channel x registers
(TCHxH) inhibits output compares until the low byte (TCHxL) is written.
Address:
T1CH0H, $0026 and T2CH0H, $0031
Bit 7
654321
Bit 0
Read:
Bit 15
14
13
12
11
10
9
Bit 8
Write:
Reset:
Indeterminate after reset
Figure 22-12. TIM Channel 0 Register High (TCH0H)
Address:
T1CH0L, $0027 and T2CH0L $0032
Bit 7
654321
Bit 0
Read:
Bit 7
654321
Bit 0
Write:
Reset:
Indeterminate after reset
Figure 22-13. TIM Channel 0 Register Low (TCH0L)
OUTPUT
OVERFLOW
PTEx/TCHx
PERIOD
CHxMAX
OVERFLOW
OVERFLOW
OVERFLOW
OVERFLOW
COMPARE
OUTPUT
COMPARE
OUTPUT
COMPARE
OUTPUT
COMPARE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com