Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

RA4L1 Datasheet(PDF) 74 Page - Renesas Technology Corp

Part # RA4L1
Description  Renesas Microcontrollers
PDF  125 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RA4L1 Datasheet(HTML) 74 Page - Renesas Technology Corp

Back Button RA4L1 Datasheet HTML 70Page - Renesas Technology Corp RA4L1 Datasheet HTML 71Page - Renesas Technology Corp RA4L1 Datasheet HTML 72Page - Renesas Technology Corp RA4L1 Datasheet HTML 73Page - Renesas Technology Corp RA4L1 Datasheet HTML 74Page - Renesas Technology Corp RA4L1 Datasheet HTML 75Page - Renesas Technology Corp RA4L1 Datasheet HTML 76Page - Renesas Technology Corp RA4L1 Datasheet HTML 77Page - Renesas Technology Corp RA4L1 Datasheet HTML 78Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 74 / 125 page
background image
I3C_SDA0
I3C_SCL0
Sr
tSfDA
tSrDA
tSTAS
tSDAH
tSDAS
tSTOS
tSfCL
tSCLH
tSCLH
tSCLL
tSCLL
tSrCL
0.3 × VCC
= MCS current source pull-up
= Rp resistor pull-up
Sr
P
0.7 × VCC
0.3 × VCC
0.7 × VCC
Figure 2.42
I2C bus interface input/output timing (Hs-mode)
Table 2.46
I3C timing (open drain timing parameters)
Conditions: VCC = 3.0 to 3.60 V
Parameter
Symbol
Min
Max
Unit
Test
conditions
I3C Open Drain
Timing
Parameters
SCL Clock Low Period
tLOW_OD
*1 *2
200
—
ns
Figure 2.45
tDIG_OD_L tLOW_ODmin + tfDA_ODmin —
ns
Figure 2.45
SCL Clock High Period
tHIGH*3 *4 —
41
ns
Figure 2.43
tDIG_H
—
tHIGH + tCF
ns
Figure 2.43
SDA Signal Fall Time
tfDA_OD
tCF
33
ns
Figure 2.45
SDA Data Setup Time Open
Drain Mode
tSU_OD*1
24
—
ns
Figure 2.44
Clock After START (S) Condition tCAS*5 *6 38.4 nano
ENAS0: 1 µ
seconds
Figure 2.45
ENAS1: 100 µ
ENAS2: 2 milli
ENAS3: 50 milli
Clock Before STOP (P)
Condition
tCBP
tCASmin / 2
—
seconds
Figure 2.46
Current Master to Secondary
Master Overlap time during
handoff
tMMOverla
p
tDIG_OD_Lmin
—
ns
Figure 2.51
Bus Available Condition
tAVAL*7
1
—
µs
—
Bus Idle Condition
tIDLE
1
—
ms
—
Time Internal Where New
Master Not Driving SDA Low
tMMLock
tAVALmin
—
µs
Figure 2.51
Note 1. This is approximately equal to tLOWmin + tDS_ODmin + trDA_ODtyp + tSU_Odmin.
Note 2. The Master may use a shorter Low period if it knows that this is safe, i.e., that SDA is already above VIH.
Note 3. Based on tSPIKE, rise and fall times, and interconnect
Note 4. This maximum High period may be exceeded when the signals can be safely seen by Legacy I2C Devices, and/or in consideration
of the interconnect (e.g., a short Bus).
RA4L1 Datasheet
2. Electrical Characteristics
R01DS0447EJ0131 Rev.1.31
May 26, 2026
Page 74 of 125



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com