Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

S9S08QD2CSC Datasheet(PDF) 41 Page - Freescale Semiconductor, Inc

Part # S9S08QD2CSC
Description  HCS08 Microcontrollers
PDF  198 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

S9S08QD2CSC Datasheet(HTML) 41 Page - Freescale Semiconductor, Inc

Back Button S9S08QD2CSC Datasheet HTML 37Page - Freescale Semiconductor, Inc S9S08QD2CSC Datasheet HTML 38Page - Freescale Semiconductor, Inc S9S08QD2CSC Datasheet HTML 39Page - Freescale Semiconductor, Inc S9S08QD2CSC Datasheet HTML 40Page - Freescale Semiconductor, Inc S9S08QD2CSC Datasheet HTML 41Page - Freescale Semiconductor, Inc S9S08QD2CSC Datasheet HTML 42Page - Freescale Semiconductor, Inc S9S08QD2CSC Datasheet HTML 43Page - Freescale Semiconductor, Inc S9S08QD2CSC Datasheet HTML 44Page - Freescale Semiconductor, Inc S9S08QD2CSC Datasheet HTML 45Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 198 page
background image
Chapter 4 Memory Map and Register Definition
MC9S08QD4 Series MCU Data Sheet, Rev. 6
Freescale Semiconductor
41
Figure 4-3. Flash Burst Program Flowchart
4.5.5
Access Errors
An access error occurs whenever the command execution protocol is violated.
Any of the following specific actions will cause the access error flag (FACCERR) in FSTAT to be set.
FACCERR must be cleared by writing a 1 to FACCERR in FSTAT before any command can be
processed.
•
Writing to a flash address before the internal flash clock frequency has been set by writing to the
FCDIV register
•
Writing to a flash address while FCBEF is not set (A new command cannot be started until the
command buffer is empty.)
1
0
FCBEF ?
START
WRITE TO FLASH
TO BUFFER ADDRESS AND DATA
WRITE COMMAND TO FCMD
NO
YES
FPVIO OR
WRITE 1 TO FCBEF
TO LAUNCH COMMAND
AND CLEAR FCBEF (2)
NO
YES
NEW BURST COMMAND ?
1
0
FCCF ?
ERROR EXIT
DONE
(2) Wait at least four bus cycles before
checking FCBEF or FCCF.
1
0
FACCERR ?
CLEAR ERROR
FACCERR ?
WRITE TO FCDIV(1)
(1) Required only once
after reset.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com