PCIMX536AVV8B datasheet(152/180 Pages) FREESCALE

152 / 180 page

i.MX53xA Automotive and Infotainment Applications Processors, Rev. 1

152

Freescale Semiconductor

Boot Mode Configuration

4.9

Integrated LDO Voltage Regulators Parameters

The PLL supplies VDD_DIG_PLL and VDD_ANA_PLL can be powered ON from internal LDO voltage

regulator (default case). In this case VDD_REG is used as internal regulator’s power source. The

regulator’s output can be used as a supply for other domains such as VDDA and VDDAL1.

Table 108 shows the VDD_DIG_PLL and VDD_ANA_PLL Integrated Voltage Regulators Parameters.

Boot Mode Configuration

This section provides information on boot mode configuration pins allocation and boot devices interfaces

allocation.

5.1

Boot Mode Configuration Pins

Table 109 provides boot options, functionality, fuse values, and associated pins. Several input pins are also

sampled at reset and can be used to override fuse values, depending on the value of BT_FUSE_SEL fuse.

The boot option pins are in effect when BT_FUSE_SEL fuse is ‘0’ (cleared, which is the case for an

unblown fuse). For detailed boot mode options configured by the boot mode pins, see i.MX53 Fuse Map

document and System Boot chapter in i.MX53 Reference Manual.

Table 108. LDO Voltage Regulators Electrical Specifications

Parameter

Symbol

Min

Typ

Max

Units

VDD_DIG_PLL functional Voltage

Range1

VDD_DIG_PLL and VDD_ANA_PLL voltages are programmable, but should not be set outside the target functional range

for proper PLL operation.

VVID_DIG_PLL

1.15

1.2

1.3

VDD_ANA_PLL functional Voltage

Range1

VVDD_ANA_PLL

1.7

1.8

1.95

VDD_DIG_PLL and VDD_ANA_PLL

accuracy

——

—

+/–3

VDD_DIG_PLL power-supply rejection

ratio2

2 The gain or attenuation from the input supply variation to the output of the LDO (by design).

——

–18

—

VDD_ANA_PLL power-supply rejection

ratio2

——

–15

—

Output current3

3 The limitation is for sum of the VDD_DIG_PLL and VDD_ANA_PLL current.

IVID_DIG_PLL+

IVDD_ANA_PLL

—

125

Table 109. Fuses and Associated Pins Used for Boot

Direction at

Reset

E-Fuse Name

Details

BOOT_MODE[1]

Input

N/A

Boot Mode selection

BOOT_MODE[0]

Input

PCIMX536AVV8B Datasheet(PDF) 152 Page - Freescale Semiconductor, Inc

PCIMX536AVV8B Datasheet(HTML) 152 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL