Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

WM8946ECS/R Datasheet(PDF) 102 Page - Wolfson Microelectronics plc

Part # WM8946ECS/R
Description  Stereo Low-Power CODEC with Video Buffer
PDF  175 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8946ECS/R Datasheet(HTML) 102 Page - Wolfson Microelectronics plc

Back Button WM8946ECS/R Datasheet HTML 98Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 99Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 100Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 101Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 102Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 103Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 104Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 105Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 106Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 102 / 175 page
background image
WM8946
Production Data
w
PD, July 2012, Rev 4.3
102
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
10
SPKL_SPKVDD
_ENA
0
SPKOUTL enable
0 = Disabled
1 = Enabled
Note that SPKOUTL is also
controlled by SPKL_OP_ENA.
When powering down SPKOUTL,
the SPKL_SPKVDD_ENA bit should
be reset first
7
SPKR_OP_ENA
0
SPKOUTR enable
0 = Disabled
1 = Enabled
Note that SPKOUTR is also
controlled by
SPKR_SPKVDD_ENA. When
powering up SPKOUTR, the
SPKR_OP_ENA bit should be
enabled first.
6
SPKL_OP_ENA
0
SPKOUTL enable
0 = Disabled
1 = Enabled
Note that SPKOUTL is also
controlled by SPKL_SPKVDD_ENA.
When powering up SPKOUTL, the
SPKL_OP_ENA bit should be
enabled first
3
SPKR_MIX_EN
A
0
Right speaker output mixer enable
0 = Disabled
1 = Enabled
2
SPKL_MIX_ENA
0
Left speaker output mixer enable
0 = Disabled
1 = Enabled
1
DACR_ENA
0
Right DAC Enable
0 = Disabled
1 = Enabled
DACR_ENA must be set to 1 when
processing right channel data from
the DAC or Digital Beep Generator.
0
DACL_ENA
0
Left DAC Enable
0 = Disabled
1 = Enabled
DACR_ENA must be set to 1 when
processing left channel data from
the DAC or Digital Beep Generator.
Table 65 Power Management Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com