WM8946ECSSLASHR datasheet(104/175 Pages) WOLFSON

104 / 175 page

WM8946

Production Data

PD, July 2012, Rev 4.3

104

Figure 46 Power On Reset Timing – DCVDD Enabled First

The POR

¯¯¯ signal is undefined until LDOVDD has exceeded the minimum threshold, Vpora Once this

threshold has been exceeded, POR

¯¯¯ is asserted low and the chip is held in reset. In this condition, all

writes to the control interface are ignored. Once LDOVDD and DCVDD have both reached their

respective power on thresholds, POR

¯¯¯ is released high, all registers are in their default state, and

writes to the control interface may take place.

Note that a minimum power-on reset period, TPOR, applies even if LDOVDD and DCVDD have zero

rise time. (This specification is guaranteed by design rather than test.)

On power down, POR

¯¯¯ is asserted low when LDOVDD or DCVDD falls below their respective power-

down thresholds.

Typical Power-On Reset parameters for the WM8946 are defined in Table 67.

SYMBOL

DESCRIPTION

MIN

TYP

MAX

UNIT

Vpora

Power-On undefined threshold (LDOVDD)

0.5

Vpora_on

Power-On threshold (LDOVDD)

1.15

Vpora_off

Power-Off threshold (LDOVDD)

1.12

Vpord_on

Power-On threshold (DCVDD)

0.57

Vpord_off

Power-Off threshold (DCVDD)

0.56

TPOR

Minimum Power-On Reset period

10.6

s

Table 67 Typical Power-On Reset Parameters

Separate Power-On Reset circuits are also implemented on the DBVDD and SPKVDD domains.

These circuits ensure correct device behaviour whenever these supplies are enabled or disabled.

WM8946ECS/R Datasheet(PDF) 104 Page - Wolfson Microelectronics plc

WM8946ECS/R Datasheet(HTML) 104 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL