W25Q32FVZPIP datasheet(30/99 Pages) WINBOND

30 / 99 page

W25Q32FV

- 29 -

8.2

Instruction Descriptions

8.2.1

Write Enable (06h)

The Write Enable instruction (Figure 5) sets the Write Enable Latch (WEL) bit in the Status Register to a

1. The WEL bit must be set prior to every Page Program, Quad Page Program, Sector Erase, Block

Erase, Chip Erase, Write Status Register and Erase/Program Security Registers instruction. The Write

Enable instruction is entered by driving /CS low, shifting the instruction code “06h” into the Data Input (DI)

pin on the rising edge of CLK, and then driving /CS high.

/CS

CLK

(IO

Mode 0

Mode 3

Mode 0

Mode 3

Instruction (06h)

High Impedance

/CS

CLK

Mode 0

Mode 3

Mode 0

Mode 3

06h

Instruction

Figure 5. Write Enable Instruction for SPI Mode (left) or QPI Mode (right)

8.2.2

Write Enable for Volatile Status Register (50h)

The non-volatile Status Register bits described in section 7.1 can also be written to as volatile bits. This

gives more flexibility to change the system configuration and memory protection schemes quickly without

waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-

volatile bits. To write the volatile values into the Status Register bits, the Write Enable for Volatile Status

for Volatile Status Register instruction (Figure 6) will not set the Write Enable Latch (WEL) bit, it is only

valid for the Write Status Register instruction to change the volatile Status Register bit values.

/CS

CLK

(IO

Mode 0

Mode 3

Mode 0

Mode 3

Instruction (50h)

High Impedance

/CS

CLK

Mode 0

Mode 3

Mode 0

Mode 3

50h

Instruction

Figure 6. Write Enable for Volatile Status Register Instruction for SPI Mode (left) or QPI Mode (right)

W25Q32FVZPIP Datasheet(PDF) 30 Page - Winbond

W25Q32FVZPIP Datasheet(HTML) 30 Page - Winbond

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99

Datasheet Download

Link URL