ATXMEGA8E5_14 datasheet(14/147 Pages) ATMEL

14 / 147 page

XMEGA E5 [DATASHEET]

Atmel-8153I–AVR-ATxmega8E5-ATxmega16E5-ATxmega32E5_Datasheet–08/2014

Figure 8-2.

Data Memory Map (Hexadecimal Value)

8.6

EEPROM

Atmel AVR XMEGA E5 devices have EEPROM for nonvolatile data storage. It is memory mapped and accessed in

normal data space. The EEPROM supports both byte and page access. EEPROM allows highly efficient EEPROM

reading and EEPROM buffer loading. When doing this, EEPROM is accessible using load and store instructions.

EEPROM will always start at hexadecimal address 0x1000.

8.7

I/O Memory

The status and configuration registers for peripherals and modules, including the CPU, are addressable through I/O

memory locations. All I/O locations can be accessed by the load (LD/LDS/LDD) and store (ST/STS/STD) instructions,

which are used to transfer data between the 32 registers in the register file and the I/O memory. The IN and OUT

instructions can address I/O memory locations in the range of 0x00 to 0x3F directly. In the address range 0x00 - 0x1F,

single-cycle instructions for manipulation and checking of individual bits are available.

The I/O memory address for all peripherals and modules in XMEGA E5 is shown in the “Peripheral Module Address Map”

on page 62.

8.7.1

General Purpose I/O Registers

The lowest 4 I/O memory addresses are reserved as general purpose I/O registers. These registers can be used for

storing global variables and flags, as they are directly bit-accessible using the SBI, CBI, SBIS, and SBIC instructions.

8.8

Data Memory and Bus Arbitration

Since the data memory is organized as three separate sets of memories, the different bus masters (CPU, EDMA

controller read and EDMA controller write, etc.) can access different memory sections at the same time.

8.9

Memory Timing

Read and write access to the I/O memory takes one CPU clock cycle. A write to SRAM takes one cycle, and a read from

SRAM takes two cycles. For burst read (EDMA), new data are available every cycle. EEPROM page load (write) takes

one cycle, and three cycles are required for read. For burst read, new data are available every second cycle. Refer to the

instruction summary for more details on instructions and instruction timing.

8.10

Device ID and Revision

Each device has a three-byte device ID. This ID identifies Atmel as the manufacturer of the device and the device type. A

separate register contains the revision number of the device.

Byte Address

ATxmega32E5

Byte Address

ATxmega16E5

Byte Address

ATxmega8E5

I/O Registers (4K)

FFF

1000

EEPROM (1K)

1000

EEPROM (512B)

1000

EEPROM (512B)

13FF

11FF

RESERVED

2000

Internal SRAM (4K)

2000

Internal SRAM (2K)

2000

Internal SRAM (2K)

2FFF

27FF

ATXMEGA8E5 Datasheet(PDF) 14 Page - ATMEL Corporation

ATXMEGA8E5 Datasheet(HTML) 14 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL