Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

12ASX2 Datasheet(PDF) 86 Page - Infineon Technologies AG

Part # 12ASX2
Description  Single Channel Isolated Driver for Inverter Systems AD Step
PDF  147 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

12ASX2 Datasheet(HTML) 86 Page - Infineon Technologies AG

Back Button 12ASX2 Datasheet HTML 82Page - Infineon Technologies AG 12ASX2 Datasheet HTML 83Page - Infineon Technologies AG 12ASX2 Datasheet HTML 84Page - Infineon Technologies AG 12ASX2 Datasheet HTML 85Page - Infineon Technologies AG 12ASX2 Datasheet HTML 86Page - Infineon Technologies AG 12ASX2 Datasheet HTML 87Page - Infineon Technologies AG 12ASX2 Datasheet HTML 88Page - Infineon Technologies AG 12ASX2 Datasheet HTML 89Page - Infineon Technologies AG 12ASX2 Datasheet HTML 90Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 86 / 147 page
background image
EiceDRIVER
™ SIL
1EDI2002AS
Register Description
Datasheet
86
Rev. 3.1, 2015-07-30
Hardware Description
Primary Second Status Register
This register contains information on the status of the device.
PSTAT2
Offset
Wakeup Value
Reset Value
Primary Second Status Register
02
H
n.a.
0010
H
Field
Bits
Type
Description
0
15:12
r
Reserved
Read as 0
B.
OSTC
11
rh
Output Stage Tristate Control
This bit is set in case an OSM event.
Note: This bit is a mirror of bit SCTRL.OSTC
STP
10
rh
Shoot Through Protection Status
This bit is set in case the shoot through protection
inhibition time (i.e. would inhibit a PWM rising edge).
0
B: STP inhibition is not active.
1
B: STP inhibition is active.
OT
9
rh
Over Temperature Status
This bit is set in case an overtemperature condition is
detected.
0
B: The device is in normal operation.
1
B: The device is in overtemperature condition.
Note: This bit is a mirror of bit SSTAT.OT
HZ
8
rh
Tristate Output Stage Status
This bit is set in case the output stage is in tristate.
0
B: The output stage is in normal operation.
1
B: The output stage is tristated.
Note: This bit is a mirror of bit SSTAT.HZ
15
8
7
0
15
12
r
0
11
11
rh
OSTC
10
10
rh
STP
99
rh
OT
88
rh
HZ
75
rh
OPM
44
rhs
FLTB
33
rhs
FLTA
22
rh
ENVAL
11
rh
LMI
00
rh
P



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com