Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

UPSD3312D Datasheet(PDF) 108 Page - STMicroelectronics

Part # UPSD3312D
Description  fast 8032 MCU with programmable logic
PDF  272 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UPSD3312D Datasheet(HTML) 108 Page - STMicroelectronics

Back Button UPSD3312D Datasheet HTML 104Page - STMicroelectronics UPSD3312D Datasheet HTML 105Page - STMicroelectronics UPSD3312D Datasheet HTML 106Page - STMicroelectronics UPSD3312D Datasheet HTML 107Page - STMicroelectronics UPSD3312D Datasheet HTML 108Page - STMicroelectronics UPSD3312D Datasheet HTML 109Page - STMicroelectronics UPSD3312D Datasheet HTML 110Page - STMicroelectronics UPSD3312D Datasheet HTML 111Page - STMicroelectronics UPSD3312D Datasheet HTML 112Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 108 / 272 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
Obsolete
Product(s)
- Obsolete
Product(s)
Serial UART interfaces
UPSD33xx
108/272
Doc ID 9685 Rev 7
addressed leave their SM2 bits set and go on about their business, ignoring the coming data
bytes.
SM2 has no effect in mode 0, and in mode 1, SM2 can be used to check the validity of the
stop bit. In a mode 1 reception, if SM2 = 1, the receive interrupt will not be activated unless
a valid stop bit is received.
21.2
Serial port control registers
The SFR SCON0 controls UART0, and SCON1 controls UART1, shown in Table 63 and
Table 65 on page 109. These registers contain not only the mode selection bits, but also the
9th data bit for transmit and receive (bits TB8 and RB8), and the UART Interrupt flags, TI
and RI.
Table 63.
SCON0: Serial Port UART0 Control register (SFR 98h, reset value 00h)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
SM0
SM1
SM2
REN
TB8
RB8
TI
RI
Table 64.
SCON0 register bit definition
Bit
Symbol
R/W
Definition
7SM0
R,W
Serial Mode Select, See Table 62 on page 107. Important,
notice bit order of SM0 and SM1.
[SM0:SM1] = 00b, mode 0
[SM0:SM1] = 01b, mode mode 1
[SM0:SM1] = 10b, mode 2
[SM0:SM1] = 11b, mode 3
6SM1
R,W
5SM2
R,W
Serial Multiprocessor Communication Enable.
Mode 0: SM2 has no effect but should remain 0.
Mode 1: If SM2 = 0 then stop bit ignored. SM2 =1 then RI
active if stop bit = 1.
Mode 2 and 3: Multiprocessor Comm Enable. If SM2=0, 9th bit
is ignored. If SM2=1, RI active when 9th bit = 1.
4REN
R,W
Receive Enable.
If REN=0, UART reception disabled. If REN=1, reception is
enabled
3TB8
R,W
TB8 is assigned to the 9th transmission bit in mode 2 and 3.
Not used in mode 0 and 1.
2RB8
R,W
Mode 0: RB8 is not used.
Mode 1: If SM2 = 0, the RB8 is the level of the received stop
bit.
Mode 2 and 3: RB8 is the 9th data bit that was received in
mode 2 and 3.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com