ADT7476AARQZ-R datasheet(61/69 Pages) ONSEMI

61 / 69 page

ADT7476A

www.onsemi.com

Table 69. PWM MINIMUM DUTY CYCLE REGISTERS (Note 1)

R/W

Description

Power-On Default

0x64

R/W

PWM1 Minimum Duty Cycle

0x80 (50% Duty Cycle)

0x65

R/W

PWM2 Minimum Duty Cycle

0x80 (50% Duty Cycle)

0x66

R/W

PWM3 Minimum Duty Cycle

0x80 (50% Duty Cycle)

Bit No.

Name

R/W

Description

[7:0]

PWM Duty

Cycle

R/W

These bits define the PWMMIN duty cycle for PWMx.

0x00 = 0% Duty Cycle (Fan Off)

0x40 = 25% Duty Cycle

0x80 = 50% Duty Cycle

0xFF = 100% Duty Cycle (Fan Full Speed)

1. These registers become read-only when the ADT7476A is in automatic fan control mode.

Table 70. TMIN REGISTERS (Note 1 and 2)

R/W

Description

Power-On Default

0x67

R/W

Remote 1 Temperature TMIN

0x5A (90

°C)

0x68

R/W

Local Temperature TMIN

0x5A (90

°C)

0x69

R/W

Remote 2 Temperature TMIN

0x5A (90

°C)

1. These are the TMIN registers for each temperature channel. When the temperature measured exceeds TMIN, the appropriate fan runs at

minimum speed and increases with temperature according to TRANGE.

2. These registers become read-only when the Configuration Register 1 Lock bit is set. Any further attempts to write to these registers have no

effect.

Table 71. THERM LIMIT REGISTERS (Note 1 and 2)

R/W

Description

Power-On Default

0x6A

R/W

Remote 1 THERM Temperature Limit

0x64 (100

°C)

0x6B

R/W

Local THERM Temperature Limit

0x64 (100

°C)

0x6C

R/W

Remote 2 THERM Temperature Limit

0x64 (100

°C)

1. If any temperature measured exceeds its THERM limit, all PWM outputs drive their fans at 100% duty cycle. This is a fail-safe mechanism

incorporated to cool the system in the event of a critical overtemperature. It also ensures some level of cooling in the event that software

or hardware locks up. If set to 0x80, this feature is disabled. The PWM output remains at 100% until the temperature drops below

THERM limit − hysteresis. If the THERM pin is programmed as an output, exceeding these limits by 0.25

°C can cause the THERM pin to

assert low as an output.

2. These registers become read-only when the Configuration Register 1 Lock bit is set to 1. Any further attempts to write to these registers have

no effect.

Table 72. TEMPERATURE/TMIN HYSTERESIS REGISTERS (Note 1 and 2)

R/W

Description

Power-On Default

0x6D

[3:0]

[7:4]

R/W

HYSL

HYSR1

Remote 1 and local temperature hysteresis.

Local temperature hysteresis. 0

°C to 15°C of hysteresis

can be applied to the local temperature AFC control

loops.

Remote 1 temperature hysteresis. 0

°C to 15°C of hyster-

esis can be applied to the Remote 1 temperature AFC

control loops.

0x44

0x6E

R/W

HYSR2

Remote 2 temperature hysteresis.

Local temperature hysteresis. 0

°C to 15°C of hysteresis

can be applied to the local temperature AFC control

loops.

0x40

1. Each 4-bit value controls the amount of temperature hysteresis applied to a particular temperature channel. Once the temperature for that

channel falls below its TMIN value, the fan remains running at PWMMIN duty cycle until the temperature = TMIN – hysteresis. Up to 15°C of

hysteresis can be assigned to any temperature channel. The hysteresis value chosen also applies to that temperature channel if its THERM

limit is exceeded. The PWM output being controlled goes to 100% if the THERM limit is exceeded and remains at 100% until the temperature

drops below THERM – hysteresis. For acoustic reasons, it is recommended that the hysteresis value not be programmed less than 4

°C.

Setting the hysteresis value lower than 4

°C causes the fan to switch on and off regularly when the temperature is close to TMIN.

2. These registers become read-only when the Configuration Register 1 Lock bit is set to 1. Any further attempts to write to these registers have

no effect.

ADT7476AARQZ-R Datasheet(PDF) 61 Page - ON Semiconductor

ADT7476AARQZ-R Datasheet(HTML) 61 Page - ON Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69

Datasheet Download

Link URL