| Electronic Components Datasheet Search |
|
ADT7476AARQZ-R Datasheet(PDF) 62 Page - ON Semiconductor |
|
|
|||||||||||||||||||||||||||||
ADT7476AARQZ-R Datasheet(HTML) 62 Page - ON Semiconductor |
|
62 / 69 page ![]() ADT7476A www.onsemi.com 62 Table 73. XNOR TREE TEST ENABLE (Note 1) Register Address R/W Description Power-On Default 0x6F [0] [7:1] R/W XEN Reserved XNOR tree test enable register. If the XEN bit is set to 1, the device enters the XNOR tree test mode. Clearing the bit removes the device from the XNOR tree test mode. Unused. Do not write to these bits. 0x00 1. This register becomes read-only when the Configuration Register 1 Lock bit is set to 1. Any further attempts to write to this register have no effect. Table 74. REMOTE 1 TEMPERATURE OFFSET (Note 1) Register Address R/W Description Power-On Default 0x70 R/W Remote 1 temperature offset. 0x00 [7:0] R/W Allows a temperature offset to be automatically applied to the Remote Temperature 1 channel measurement. Bit 1 of Configuration Register 5 (0x7C) determines the range and resolution of this register. 1. This register becomes read-only when the Configuration Register 1 Lock bit is set to 1. Any further attempts to write to this register have no effect. Table 75. LOCAL TEMPERATURE OFFSET (Note 1) Register Address R/W Description Power-On Default 0x71 R/W Local temperature offset. 0x00 [7:0] R/W Allows a temperature offset to be automatically applied to the local temperature measurement. Bit 1 of Configuration Register 5 (0x7C) determines the range and resolution of this register. 1. This register becomes read-only when the Configuration Register 1 Lock bit is set to 1. Any further attempts to write to this register have no effect. Table 76. REMOTE 2 TEMPERATURE OFFSET (Note 1) Register Address R/W Description Power-On Default 0x72 R/W Remote 2 temperature offset. 0x00 [7:0] R/W Allows a temperature offset to be automatically applied to the Remote Temperature 2 channel measurement. Bit 1 of Configuration Register 5 (0x7C) determines the range and resolution of this register. 1. This register becomes read-only when the Configuration Register 1 Lock bit is set to 1. Any further attempts to write to this register have no effect. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |