Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

SPC564A80L7 Datasheet(PDF) 73 Page - STMicroelectronics

Part # SPC564A80L7
Description  Up to 4 multiply and accumulate operations per cycle
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPC564A80L7 Datasheet(HTML) 73 Page - STMicroelectronics

Back Button SPC564A80L7 Datasheet HTML 69Page - STMicroelectronics SPC564A80L7 Datasheet HTML 70Page - STMicroelectronics SPC564A80L7 Datasheet HTML 71Page - STMicroelectronics SPC564A80L7 Datasheet HTML 72Page - STMicroelectronics SPC564A80L7 Datasheet HTML 73Page - STMicroelectronics SPC564A80L7 Datasheet HTML 74Page - STMicroelectronics SPC564A80L7 Datasheet HTML 75Page - STMicroelectronics SPC564A80L7 Datasheet HTML 76Page - STMicroelectronics SPC564A80L7 Datasheet HTML 77Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 157 page
background image
SPC564A74L7, SPC564A80B4, SPC564A80L7
Pinout and signal description
Doc ID 15399 Rev 9
73/157
2.5
Signal details
Table 5.
Pad types
Pad Type
Name
I/O Voltage Range
Slow
pad_ssr_hv
3.0V - 5.5 V
Medium
pad_msr_hv
3.0 V - 5.5 V
Fast
pad_fc
3.0 V - 3.6 V
MultiV(1),(2)
1.
Multivoltage pads are automatically configured in low swing mode when a JTAG or Nexus function is
selected, otherwise they are high swing.
2.
VDDEH7 supply cannot be below 4.5 V when in low-swing mode.
pad_multv_hv
3.0 V - 5.5 V (high swing mode)
3.0 V - 3.6 V (low swing mode)
Analog
pad_ae_hv
0.0 - 5.5 V
LVDS
pad_lo_lv
Table 6.
Signal details
Signal
Module or Function
Description
CLKOUT
Clock Generation
SPC564A80 clock output for the external/calibration bus
interface
ENGCLK
Clock Generation
Clock for external ASIC devices
EXTAL
Clock Generation
Input pin for an external crystal oscillator or an external clock
source based on the value driven on the PLLREF pin at reset.
PLLREF
Clock Generation
Reset/Configuration
PLLREF is used to select whether the oscillator operates in xtal
mode or external reference mode from reset. PLLREF=0
selects external reference mode. On the 324BGA package,
PLLREF is bonded to the ball used for PLLCFG[0] for
compatibility with previous devices .
For the 176-pin QFP and 208-ball BGA packages:
0: External reference clock is selected.
1: XTAL oscillator mode is selected
For the 324 ball BGA package:
If RSTCFG is 0:
0: External reference clock is selected.
1: XTAL oscillator mode is selected.
If RSTCFG is 1, XTAL oscillator mode is selected.
XTAL
Clock Generation
Crystal oscillator input
DSPI_B_SCK_LVDS-
DSPI_B_SCK_LVDS+
DSPI
LVDS pair used for DSPI_B TSB mode transmission
DSPI_B_SOUT_LVDS-
DSPI_B_SOUT_LVDS+
DSPI
LVDS pair used for DSPI_B TSB mode transmission



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com