SPC564A80L7 datasheet(19/157 Pages) STMICROELECTRONICS

19 / 157 page

SPC564A74L7, SPC564A80B4, SPC564A80L7

Introduction

Doc ID 15399 Rev 9

19/157

●

Supports booting from calibration bus interface

●

Supports censorship protection for internal flash memory

●

Provides an option to enable the core watchdog timer

●

Provides an option to disable the system watchdog timer

1.5.10

eMIOS

The eMIOS timer module provides the capability to generate or measure events in

hardware.

The eMIOS module features include:

●

Twenty-four 24-bit wide channels

●

3 channels’ internal timebases can be shared between channels

●

1 Timebase from eTPU2 can be imported and used by the channels

●

Global enable feature for all eMIOS and eTPU timebases

●

Dedicated pin for each channel (not available on all package types)

Each channel (0–23) supports the following functions:

●

General-purpose input/output (GPIO)

●

Single-action input capture (SAIC)

●

Single-action output compare (SAOC)

●

Output pulse-width modulation buffered (OPWMB)

●

Input period measurement (IPM)

●

Input pulse-width measurement (IPWM)

●

Double-action output compare (DAOC)

●

Modulus counter buffered (MCB)

●

Output pulse width and frequency modulation buffered (OPWFMB)

1.5.11

eTPU2

The eTPU2 is an enhanced co-processor designed for timing control. Operating in parallel

with the host CPU, the eTPU2 processes instructions and real-time input events, performs

output waveform generation, and accesses shared data without host intervention.

Consequently, for each timer event, the host CPU setup and service times are minimized or

eliminated. A powerful timer subsystem is formed by combining the eTPU2 with its own

instruction and data RAM. High-level assembler/compiler and documentation allows

customers to develop their own functions on the eTPU2.

SPC564A80 devices feature the second generation of the eTPU, called eTPU2.

Enhancements of the eTPU2 over the standard eTPU include:

●

The Timer Counter (TCR1), channel logic and digital filters (both channel and the

external timer clock input [TCRCLK]) now have an option to run at full system clock

speed or system clock / 2.

●

Channels support unordered transitions: transition 2 can now be detected before

transition 1. Related to this enhancement, the transition detection latches (TDL1 and

TDL2) can now be independently negated by microcode.

●

A new User Programmable Channel Mode has been added: the blocking, enabling,

service request and capture characteristics of this channel mode can be programmed

via microcode.

SPC564A80L7 Datasheet(PDF) 19 Page - STMicroelectronics

SPC564A80L7 Datasheet(HTML) 19 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL