Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

SH79F6488P/080PR Datasheet(PDF) 88 Page - SINOWEALTH Electronic Ltd

Part # SH79F6488P/080PR
Description  Enhanced 8051 Microcontroller with 20bit Σ-ΔADC and LCD Driver
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SINOWEALTH [SINOWEALTH Electronic Ltd]
Direct Link  https://en.sinowealth.com
Logo SINOWEALTH - SINOWEALTH Electronic Ltd

SH79F6488P/080PR Datasheet(HTML) 88 Page - SINOWEALTH Electronic Ltd

Back Button SH79F6488P/080PR Datasheet HTML 84Page - SINOWEALTH Electronic Ltd SH79F6488P/080PR Datasheet HTML 85Page - SINOWEALTH Electronic Ltd SH79F6488P/080PR Datasheet HTML 86Page - SINOWEALTH Electronic Ltd SH79F6488P/080PR Datasheet HTML 87Page - SINOWEALTH Electronic Ltd SH79F6488P/080PR Datasheet HTML 88Page - SINOWEALTH Electronic Ltd SH79F6488P/080PR Datasheet HTML 89Page - SINOWEALTH Electronic Ltd SH79F6488P/080PR Datasheet HTML 90Page - SINOWEALTH Electronic Ltd SH79F6488P/080PR Datasheet HTML 91Page - SINOWEALTH Electronic Ltd SH79F6488P/080PR Datasheet HTML 92Page - SINOWEALTH Electronic Ltd Next Button
Zoom Inzoom in Zoom Outzoom out
 88 / 152 page
background image
SH79F6488/SH79F6489
88
Table 8.11 Serial Peripheral Status Register
A5H
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
SPSTA
SPEN
SPIF
MODF
WCOL
RXOV
-
-
-
R/W
R/W
R/W
R/W
R/W
R/W
-
-
-
Reset Value
(POR/WDT/LVR/PIN)
0
0
0
0
0
-
-
-
Bit Number
Bit Mnemonic
Description
7
SPEN
SPI Enable
0: Disable the SPI interface
1: Enable the SPI interface
6
SPIF
Serial Peripheral data transfer flag
0: Clear by software
1: Set by hardware to indicate that the data transfer has been completed
5
MODF
Mode Fault
0: Cleared by software
1: Set by hardware to indicate that the SS
———
pin is at inappropriate logic level
4
WCOL
Write Collision flag
0: Cleared by software to indicate write collision has bee processed
1: Set by hardware to indicate that a collision has been detected
3
RXOV
Receive Overrun
0: Cleared by software to indicate receive overrun has bee processed
1: Set by hardware to indicate that a receive overrun has been detected
Table 8.12 Serial Peripheral Data Register
A6H
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
SPDAT
SPDAT7
SPDAT6
SPDAT5
SPDAT4
SPDAT3
SPDAT2
SPDAT1
SPDAT0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reset Value
(POR/WDT/LVR/PIN)
0
0
0
0
0
0
0
0
Bit Number
Bit Mnemonic
Description
7-0
SPDAT[7:0]
A write to SPDAT places data directly into the transfer shift register.
A Read of the SPDAT returns the value located in the receive shift register.
Note: When SPI is disabled, the data of SPDAT is invalid.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com