HC705P6AGRSSLASHD datasheet(62/134 Pages) NXP

62 / 134 page

Serial Input/Output Port

General Release Specification

MC68HC705P6A — Rev. 1.0

Serial Input/Output Port

The MSTR bit is readable and writeable at any time regardless of the

state of the SPE bit. Clearing the MSTR bit will abort any transfers that

may have been in progress. Reset clears the MSTR bit as well as the

SPE bit, disabling the SIOP subsystem.

7.4.2 SIOP Status Register (SSR)

This register is located at address $000B and contains two bits.

Figure 7-4 shows the position of each bit in the register and indicates

the value of each bit after reset.

SPIF — Serial Port Interface Flag

SPIF is a read-only status bit that is set on the last rising edge of SCK

and indicates that a data transfer has been completed. It has no effect

on any future data transfers and can be ignored. The SPIF bit is

cleared by reading the SSR followed by a read or write of the SDR. If

the SPIF is cleared before the last rising edge of SCK, it will be set

again on the last rising edge of SCK. Reset clears the SPIF bit.

DCOL — Data Collision

DCOL is a read-only status bit which indicates that an illegal access

of the SDR has occurred. The DCOL bit will be set when reading or

writing the SDR after the first falling edge of SCK and before SPIF is

set. Reading or writing the SDR during this time will result in invalid

data being transmitted or received.

The DCOL bit is cleared by reading the SSR (when the SPIF bit is set)

followed by a read or write of the SDR. If the last part of the clearing

sequence is done after another transfer has started, the DCOL bit will

be set again. Reset clears the DCOL bit.

$000B

Bit 7

654321

Bit 0

Read:

SPIF

DCOL

000000

Write:

Reset:

00000000

= Unimplemented

Figure 7-4. SIOP Status Register (SSR)

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705P6AGRS/D Datasheet(PDF) 62 Page - NXP Semiconductors

HC705P6AGRS/D Datasheet(HTML) 62 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL