AMD-K6-2ESLASH233AMZ datasheet(166/332 Pages) AMD

166 / 332 page

148

Bus Cycles

Chapter 6

AMD-K6™-2E Processor Data Sheet

22529B/0—January 2000

Preliminary Information

6.5

Inquire and Bus Arbitration Cycles

The AMD-K6-2E processor provides built-in level-one data and

instruction caches. Each cache is 32 Kbytes and two-way

set-associative. The system logic or other bus master devices

can initiate an inquire cycle to maintain cache/memory

coherency. In response to the inquire cycle, the processor

compares the inquire address with its cache tag addresses in

both caches, and, if necessary, updates the MESI state of the

cache line and performs writebacks to memory.

An inquire cycle can be initiated by asserting AHOLD, BOFF#,

or HOLD. AHOLD is exclusively used to support inquire cycles.

During AHOLD-initiated inquire cycles, the processor only

floats the address bus. BOFF# provides the fastest access to the

bus because it aborts any processor cycle that is in-progress,

whereas AHOLD and HOLD both permit an in-progress bus

cycle to complete. During HOLD-initiated and BOFF#-initiated

inquire cycles, the processor floats all of its bus-driving signals.

Hold and Hold

Acknowledge Cycle

The system logic or another bus device can assert HOLD to

initiate an inquire cycle or to gain full control of the bus. When

th e AM D-K6 -2 E pro c e s so r s a mple s HO LD a s s e r t e d , it

completes any in-progress bus cycle and asserts HLDA to

acknowledge release of the bus. The processor floats the

following signals off the same clock edge on which HLDA is

asserted:

Figure 58 shows a basic HOLD/HLDA operation. In this

example, the processor samples HOLD asserted during the

memory read cycle. It continues the current memory read cycle

until BRDY# is sampled asserted. The processor drives HLDA

and floats its outputs one clock edge after the last BRDY# of the

cycle is sampled asserted. The system logic can assert HOLD for

as long as it needs to utilize the bus. The processor samples

A[31:3]

DP[7:0]

ADS#

LOCK#

AP#

M/IO#

BE[7:0]#

PCD

CACHE#

PWT

D[63:0]

SCYC

D/C#

W/R#

AMD-K6-2E/233AMZ Datasheet(PDF) 166 Page - Advanced Micro Devices

AMD-K6-2E/233AMZ Datasheet(HTML) 166 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL