Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

AMD-K6-2E/233AMZ Datasheet(PDF) 135 Page - Advanced Micro Devices

Part # AMD-K6-2E/233AMZ
Description  AMD-K6??2E Embedded Processor
PDF  332 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AMD-K6-2E/233AMZ Datasheet(HTML) 135 Page - Advanced Micro Devices

Back Button AMD-K6-2E/233AMZ Datasheet HTML 131Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 132Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 133Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 134Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 135Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 136Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 137Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 138Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 139Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 135 / 332 page
background image
Chapter 5
Signal Descriptions
117
22529B/0—January 2000
AMD-K6™-2E Processor Data Sheet
Preliminary Information
5.39
PWT (Page Writethrough)
Pin Attribute
Output
Pin Location
AL-03
Summary
The processor drives PWT to indicate the operating system’s
specification of the writeback state or writethrough state for
the page being addressed. PWT, together with WB/WT#,
specifies the data cache-line state during cacheable read misses
and write hits to shared cache lines. See “WB/WT# (Writeback
or Writethrough)” on page 129 for more details.
The state of PWT depends upon the processor’s operating mode
and the state of certain bits in its control registers and TLB as
follows:
s
In real mode, or in protected and virtual-8086 modes while
paging is disabled (PG bit in CR0 is 0):
PWT output = 0 (writeback state)
s
In protected and virtual-8086 modes while paging is enabled
(PG bit in CR0 is 1):
•
For accesses to I/O space, page directory entries, and
other non-paged accesses:
PWT output = PWT bit in CR3
•
For accesses to 4-Kbyte page table entries or 4-Mbyte
pages:
PWT output = PWT bit in page directory entry
•
For accesses to 4-Kbyte pages:
PWT output = PWT bit in page table entry
Driven and Floated
PWT is driven off the same clock edge as ADS# and remains in
the same state until the clock edge on which NA# or the last
expected BRDY# of the cycle is sampled asserted.
PWT is floated off the clock edge on which BOFF# is sampled
asserted and off the clock edge on which the processor asserts
HLDA in response to HOLD.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com