Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

AMD-K6-2E/233AMZ Datasheet(PDF) 136 Page - Advanced Micro Devices

Part # AMD-K6-2E/233AMZ
Description  AMD-K6??2E Embedded Processor
PDF  332 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AMD-K6-2E/233AMZ Datasheet(HTML) 136 Page - Advanced Micro Devices

Back Button AMD-K6-2E/233AMZ Datasheet HTML 132Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 133Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 134Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 135Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 136Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 137Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 138Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 139Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 140Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 136 / 332 page
background image
118
Signal Descriptions
Chapter 5
AMD-K6™-2E Processor Data Sheet
22529B/0—January 2000
Preliminary Information
5.40
RESET (Reset)
Pin Attribute
Input
Pin Location
AK-20
Summary
When the processor samples RESET asserted, it immediately
flushes and initializes all internal resources and its internal
state including its pipelines and caches, the floating-point
state, the MMX state, the 3DNow! state, and all registers, and
then the processor jumps to address FFFF_FFF0h to start
instruction execution.
The FLUSH# signal is sampled during the falling transition of
RESET to invoke the three-state test mode.
Sampled
RESET is sampled as a level-sensitive input on every clock
edge. System logic can drive the signal either synchronously or
asynchronously.
During the initial power-on reset of the processor, RESET must
remain asserted for a minimum of 1.0 ms after CLK and VCC
reach specification before it is negated.
During a warm reset, while CLK and VCC are within their
specification, RESET must remain asserted for a minimum of
15 clocks prior to its negation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com