Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

SST26VF016B-104V/SN Datasheet(PDF) 18 Page - Microchip Technology

Part # SST26VF016B-104V/SN
Description  2.5V/3.0V 16-Mbit Serial Quad I/O™ (SQI™) Flash Memory
PDF  84 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

SST26VF016B-104V/SN Datasheet(HTML) 18 Page - Microchip Technology

Back Button SST26VF016B-104V/SN Datasheet HTML 14Page - Microchip Technology SST26VF016B-104V/SN Datasheet HTML 15Page - Microchip Technology SST26VF016B-104V/SN Datasheet HTML 16Page - Microchip Technology SST26VF016B-104V/SN Datasheet HTML 17Page - Microchip Technology SST26VF016B-104V/SN Datasheet HTML 18Page - Microchip Technology SST26VF016B-104V/SN Datasheet HTML 19Page - Microchip Technology SST26VF016B-104V/SN Datasheet HTML 20Page - Microchip Technology SST26VF016B-104V/SN Datasheet HTML 21Page - Microchip Technology SST26VF016B-104V/SN Datasheet HTML 22Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 84 page
background image
SST26VF016B
DS20005262G-page 18
2014-2022 Microchip Technology Inc. and its subsidiaries
FIGURE 5-7:
HIGH-SPEED READ SEQUENCE (SQI)
5.7
SPI Quad Output Read
The SPI Quad Output Read instruction supports fre-
quencies of up to 80 MHz or 104 MHz with additional
dummy input cycles prior to first data byte output.
SST26VF016B requires the IOC bit in the Configura-
tion register to be set to ‘1’ prior to executing the com-
mand. Initiate SPI Quad Output Read by executing an
8-bit command, 6BH, followed by address bits A[23-0]
and a dummy byte. CE# must remain active-low for the
duration of the SPI Quad Mode Read. See Figure 5-8
for the SPI Quad Output Read sequence.
Following the dummy byte, the device outputs data
from SIO[3:0] starting from the specified address loca-
tion. The device continually streams data output
through all addresses until terminated by a low-to-high
transition on CE#. The internal Address Pointer auto-
matically increments until the highest memory address
is reached, at which point the Address Pointer returns
to the beginning of the address space.
FIGURE 5-8:
SPI QUAD OUTPUT READ
Note:
MSN= Most Significant Nibble, LSN = Least Significant Nibble
Hx = High Data Nibble, Lx = Low Data Nibble C[1:0] = 0BH
Address
Dummy
Command
Command
Data Byte 0
MSN
LSN
Data Byte 7
Mode
01
2
SCK
SIO[3:0]
CE#
C1
C0
A5
A4
A3
A2
A1
A0
XH0
X
X
X
L0
H8
L8
78
11
10
913
12
15
14
21
20
MODE 3
MODE 0
34
5
6
M1
M0
Note:
MSN= Most Significant Nibble, LSN = Least Significant Nibble
CE#
SIO0
SCK
012345678
31 32
24
MODE 3
MODE 0
15 16
23
6BH
39 40 41
A[23:16]
A[15:8]
A[7:0]
b4 b0
b4 b0
b5 b1
b5 b1
b6 b2
b6 b2
b7 b3
b7 b3
SIO1
SIO2
SIO3
Address
OP Code
Data
Byte 0
Dummy
Data
Byte N
X



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com