| Electronic Components Datasheet Search |
|
SST26VF016B-104V/SN Datasheet(PDF) 14 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
SST26VF016B-104V/SN Datasheet(HTML) 14 Page - Microchip Technology |
|
14 / 84 page ![]() SST26VF016B DS20005262G-page 14 2014-2022 Microchip Technology Inc. and its subsidiaries Protection RBPR Read Block Protection Register 72H X 0 0 1 to 6 104 MHz/ 80 MHz X 0 1 1 to 6 WBPR Write Block Protection Register 42H X X 0 0 1 to 6 LBPR Lock Down Block Protection Register 8DH X X 0 0 0 nVWLDR Nonvolatile Write Lock-Down Register E8H X X 0 0 1 to 6 ULBPR Global Block Protection Unlock 98H X X 0 0 0 RSID Read Security ID 88H X 2 1 1 to 2048 X 2 3 1 to 2048 PSID Program User Security ID area A5H X X 2 0 1 to 256 LSID Lockout Security ID Programming 85H X X 0 0 0 Power Saving DPD Deep Power-Down Mode B9H X X 0 0 0 104 MHz/ 80 MHz RDPD Release from Deep Power-Down and Read ID ABH X X 3 0 1 to ∞ TABLE 5-1: DEVICE OPERATION INSTRUCTIONS FOR SST26VF016B (CONTINUED) Instruction Description Command Cycle(1) Mode Address Cycle(s)(2,3) Dummy Cycle(s)(3) Data Cycle(s)(3) Max Freq(4) SPI SQI Note 1: Command cycle is two-clock periods in SQI mode and eight-clock periods in SPI mode. 2: Address bits above the Most Significant bit of each density can be VIL or VIH. 3: Address, Dummy/Mode bits and Data cycles are two-clock periods in SQI and eight-clock periods in SPI mode. 4: The maximum frequency for all instructions is up to 104 MHz from 2.7V to 3.6V and up to 80 MHz from 2.3V to 3.6V unless otherwise noted. For extended temperature (+125°C), the maximum frequency is up to 80 MHz. 5: RST command only executed if RSTEN command is executed first. Any intervening command will disable Reset. 6: Device accepts eight-clock command in SPI mode or two-clock command in SQI mode. 7: Data cycles are two-clock periods. IOC bit must be set to ‘1’ before issuing the command. 8: Address, Dummy/Mode bits and data cycles are two-clock periods. IOC bit must be set to ‘1’ before issu- ing the command. 9: Data cycles are four-clock periods. 10: Address, Dummy/Mode bits and Data cycles are four-clock periods. 11: Sector Addresses: Use AMS-A12, remaining address are “don’t care”, but must be set to VIL or VIH. 12: Blocks are 64-Kbyte, 32-Kbyte or 8-Kbyte, depending on location. Block Erase Address: AMS-A16 for 64-Kbyte; AMS-A15 for 32-Kbyte; AMS-A13 for 8-Kbyte. Remaining addresses are “don’t care”, but must be set to VIL or VIH. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |