| Electronic Components Datasheet Search |
|
SST26VF016B-104V/SN Datasheet(PDF) 31 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
SST26VF016B-104V/SN Datasheet(HTML) 31 Page - Microchip Technology |
|
31 / 84 page ![]() 2014-2022 Microchip Technology Inc. and its subsidiaries DS20005262G-page 31 SST26VF016B 5.28 Lockout Security ID The Lockout Security ID instruction prevents any future changes to the Security ID and is supported in both SPI and SQI modes. Prior to the operation, execute WREN. To execute a Lockout SID, the host drives CE# low, sends the Lockout Security ID command cycle (85H), then drives CE# high. Poll the BUSY bit in the software STATUS register or wait TPSID, for the completion of the Lockout Security ID operation. 5.29 Read Status Register (RDSR) and Read Configuration Register (RDCR) The Read Status Register (RDSR) and Read Configura- tion Register (RDCR) commands output the contents of the STATUS and Configuration registers. These com- mands function in both SPI and SQI modes. The STA- TUS register may be read at any time, even during a write operation. When a write is in progress, poll the BUSY bit before sending any new commands to assure that the new commands are properly received by the device. To read the STATUS or Configuration registers, the host drives CE# low, then sends the Read Status Reg- ister command cycle (05H) or the Read Configuration Register command (35H). A dummy cycle is required in SQI mode. Immediately after the command cycle, the device outputs data on the falling edge of the SCK sig- nal. The data output stream continues until terminated by a low-to-high transition on CE#. See Figures 5-28 and 5-29 for the instruction sequence. FIGURE 5-28: READ STATUS REGISTER AND READ CONFIGURATION REGISTER SEQUENCE (SQI) FIGURE 5-29: READ STATUS REGISTER AND READ CONFIGURATION REGISTER SEQUENCE (SPI) Note: MSN = Most Significant Nibble; LSN = Least Significant Nibble, C[1:0] = 05H or 35H MODE 3 0 SCK SIO[3:0] CE# C1 C0 MODE 0 2 XX MSN LSN 4 H0 L0 6 H0 L0 8 H0 L0 Dummy Status Byte Status Byte Status Byte 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 MODE 3 SCK SI SO CE# Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 05 or 35H MODE 0 High-Impedance Status or Configuration Register Out MSb MSb |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |