 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MCP3460RT-E/2LX Datasheet(PDF) 68 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP3460RT-E/2LX Datasheet(HTML) 68 Page - Microchip Technology |
|
|
68 / 103 page  MCP3460R DS20006975A page 68 2025 Microchip Technology Inc. and its subsidiaries FIGURE 6-9: Continuous ADC Read (Data Streaming) with SPI Mode 0,0 and 1,1. For continuous reading of ADCDATA in SPI Mode 0,0, once the data have been completely read after a data ready interrupt, the SDO pin takes the MSb value of the previous data at the end of the reading (falling edge of the last SCK clock). If SCK stays Idle at logic low (by definition of Mode 0,0), the SDO pin will be updated at the falling edge of the next data ready pulse (synchronously with the IRQ pin falling edge with an output timing of tDODR) with the new MSb of the data corresponding to the data ready pulse. This mechanism allows the device to continuously read ADC data outputs seamlessly, even in SPI Mode (0,0). In SPI Mode (1,1), the SDO pin stays in the last state (LSb of previous data) after a complete reading, which also allows seamless Continuous Read mode. The ADC output data can only be properly read after a tDODR time, after the data ready interrupt comes on the IRQ pin. The tDODR timing is shorter than the time necessary to input a command on the SDI pin, which ensures proper reading when a new Read command is triggered by the data ready interrupt. In case of continuous reading (with CS pin kept logic low), the tDODR timing must be carefully handled by the MCU, but in general, the interrupt service time is much longer than the tDODR timing. Retrieving a data-ready interrupt by reading the STATUS byte or reading the IRQ register automatically ensures that the tDODR timing is respected. 6.5 Securing Read Communications through CRC-16 Checksum Since some applications can generate or receive large EMI/EMC interferences and large transient spikes, it is helpful to secure SPI communications as much as pos- sible, to maintain data integrity and desired configurations during the application’s lifetime. The communication data on the SDO pin can be secured through the insertion of a Cyclic Redundancy Check (CRC) checksum at the end of each read SPI Mode 0,0; ADC Data Format: 32-Bit Don’t care SCK SDI SDO CS DATA0<31> Hi-Z Device latches SDI on rising edge Device latches SDO on falling edge Don’t care Don’t care Hi-Z Device latches SDI on rising edge Device latches SDO on falling edge R/W Don’t care SCK SDI SDO CS Don’t care SCK SDI SDO CS IRQ DATA1<31> DATA0<31> The falling edge after Read Start clears the DR interrupt on IRQ pin SDO changes synchronously with the IRQ falling edge (DR interrupt flag) only when MSB is present on SDO DR Interrupt (DATA1 is ready) The falling edge after Read Start clears the DR interrupt on IRQ pin D ATA0<0> SPI Mode 1,1; ADC Data Format: 32-Bit IRQ Read Start Read Start Read Start Read Start DR Interrupt (DATA1 is ready) The falling edge after Read Start clears the DR interrupt on IRQ pin The falling edge after Read Start clears the DR interrupt on IRQ pin |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
