M65KG256AB datasheet(31/51 Pages) STMICROELECTRONICS

31 / 51 page

M65KG256AB

7 DC and AC parameters

31/51

Figure 6.

Consecutive Bank(Row) Activate Command

The above figure shows consecutive Bank(Row) Activate commands issued to different banks. A tRRD delay must be

respected between two consecutive Bank(Row) Activate commands (ACT) to different banks. If the destination row is

already active, the bank must be precharged to close the row; the ACT command can then be issued tRP after the PRE

command.

Consecutive ACT commands to the same bank must be issued at a tRC interval and separated by a Precharge command

(PRE).

Figure 7.

Read followed by Read in Same Bank and Row

The consecutive READ command must be issued after a minimum delay of tCK to interrupt the previous Read operation.

To issue the consecutive READ to a different row, precharge the bank (PRE) to interrupt the previous Read operation. tRP

after the PRE command, issue the ACT command. The consecutive READ command can be issued tRCD after the ACT

command.

BA0-BA1

Row 0

Address

Row 1

ACT

NOP

Command

ai11210

tRRD

PRE

tRC

Bank A

Active

NOP

ACT

NOP

Row 0

Bank D

Active

Precharge

Bank A

Active

ACT

READ

Command

DOA0 DOA1

UDQS, LDQS

DQ0-DQ15

DOB0 DOB1

ai11205

Note: 1. Burst Length = 4

2. CAS Latency = 3

3. Bank = Bank A

NOP

Row

Column B

Address

BA0-BA1

NOP

Column A

DOB2

Bank A

Active

Read from

Column A

Data Read from

Column A

Data Read from

Column B

DOB3

Read from

Column B

tRCD

M65KG256AB Datasheet(PDF) 31 Page - STMicroelectronics

M65KG256AB Datasheet(HTML) 31 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

Datasheet Download

Link URL