| Electronic Components Datasheet Search |
|
WM8956CGEFL/V Datasheet(PDF) 46 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8956CGEFL/V Datasheet(HTML) 46 Page - Wolfson Microelectronics plc |
|
46 / 80 page ![]() WM8956 Production Data w PD, November 2011, Rev 4.1 46 AUDIO INTERFACE CONTROL The register bits controlling audio format, word length and master / slave mode are summarised in Table 27. MS selects audio interface operation in master or slave mode. In Master mode BCLK and DACLRC are outputs. The frequency of DACLRC is set by the DACDIV bits and the frequency of BCLK is set by the BCLKDIV bits (See "Clocking and Sample Rates"). In Slave mode BCLK and DACLRC are inputs. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R7 (07h) Digital Audio Interface Format 7 BCLKINV 0 BCLK invert bit (for master and slave modes) 0 = BCLK not inverted 1 = BCLK inverted 6 MS 0 Master / Slave Mode Control 0 = Enable slave mode 1 = Enable master mode 5 DLRSWAP 0 Left/Right DAC Channel Swap 0 = Output left and right data as normal 1 = Swap left and right DAC data in audio interface 4 LRP 0 Right, left and I 2S modes – LRCLK polarity 0 = normal LRCLK polarity 1 = invert LRCLK polarity DSP Mode – mode A/B select 0 = MSB is available on 2nd BCLK rising edge after LRC rising edge (mode A) 1 = MSB is available on 1st BCLK rising edge after LRC rising edge (mode B) 3:2 WL[1:0] 10 Audio Data Word Length 00 = 16 bits 01 = 20 bits 10 = 24 bits 11 = 32 bits (see Note) 1:0 FORMAT[1:0] 10 Audio Data Format Select 00 = Right justified 01 = Left justified 10 = I 2S Format 11 = DSP Mode Table 27 Audio Data Format Control Note: Right Justified mode does not support 32-bit data. AUDIO INTERFACE OUTPUT TRISTATE Register bit TRIS, register 24(18h) bit[3] can be used to switch DACLRC and BCLK to inputs. In Slave mode (MS=0) DACLRC and BCLK are by default configured as inputs (see Table 28). REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R24 (18h) Additional Control (2) 3 TRIS 0 Switches DACLRC and BCLK to inputs. 0 = DACLRC and BCLK are inputs (slave mode) or outputs (master mode) 1 = DACLRC and BCLK are inputs Table 28 Tri-stating the Audio Interface |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |