Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

WM8956CGEFL/V Datasheet(PDF) 53 Page - Wolfson Microelectronics plc

Part # WM8956CGEFL/V
Description  Hi-Fi DAC with 1W Stereo Class D Speaker Drivers and Headphone Drivers
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8956CGEFL/V Datasheet(HTML) 53 Page - Wolfson Microelectronics plc

Back Button WM8956CGEFL/V Datasheet HTML 49Page - Wolfson Microelectronics plc WM8956CGEFL/V Datasheet HTML 50Page - Wolfson Microelectronics plc WM8956CGEFL/V Datasheet HTML 51Page - Wolfson Microelectronics plc WM8956CGEFL/V Datasheet HTML 52Page - Wolfson Microelectronics plc WM8956CGEFL/V Datasheet HTML 53Page - Wolfson Microelectronics plc WM8956CGEFL/V Datasheet HTML 54Page - Wolfson Microelectronics plc WM8956CGEFL/V Datasheet HTML 55Page - Wolfson Microelectronics plc WM8956CGEFL/V Datasheet HTML 56Page - Wolfson Microelectronics plc WM8956CGEFL/V Datasheet HTML 57Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 80 page
background image
Production Data
WM8956
w
PD, November 2011, Rev 4.1
53
OTHER SAMPLE RATE CONTROL BITS
The de-emphasis filter and 3D stereo enhance functions all need to be configured for the chosen
sample rate when in use, as show in Table 34.
DEEMPH, 3DUC and 3DUC should be configured to match the chosen DAC sample rate.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R5 (05h)
DAC Control (1)
2:1
DEEMPH
[1:0]
00
De-Emphasis Control
11 = 48kHz sample rate
10 = 44.1kHz sample rate
01 = 32kHz sample rate
00 = No de-emphasis
R16 (10h)
3D Enhance
6
3DUC
0
Upper Cut-Off Frequency
0 = High (Recommended for
fs>=32kHz)
1 = Low (Recommended for
fs<32kHz)
5
3DLC
0
Lower Cut-Off Frequency
0 = Low (Recommended for
fs>=32kHz)
1 = High (Recommended for
fs<32kHz)
Table 34 Additional Sample Rate Controls
PLL
The integrated PLL can be used to generate SYSCLK for the WM8956 or provide clocking for external
devices via the GPIO1 pin.
The PLL is enabled by the PLLEN register bit.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R26 (1Ah)
Power
management (2)
0
PLLEN
0
PLL Enable
0 = PLL off
1 = PLL on
R52 (34h)
PLL (1)
5
SDM
0
Enable Integer Mode
0 = Integer mode
1 = Fractional mode
Table 35 PLLEN Control Bit
The PLL frequency ratio R = f2/f1 (See Figure 34) can be set using the register bits PLLK and PLLN:
PLLN = int R
PLLK = int (2
24 (R-PLLN))
EXAMPLE:
MCLK=12MHz, required clock = 12.288MHz.
R should be chosen to ensure 5 < PLLN < 13. There is a fixed divide by 4 in the PLL and a selectable
divide by N after the PLL which should be set to divide by 2 to meet this requirement.
Enabling the divide by 2 sets the required f2 = 4 x 2 x 12.288MHz = 98.304MHz.
R = 98.304 / 12 = 8.192
PLLN = int R = 8
k = int ( 2
24 x (8.192 – 8)) = 3221225 = 3126E9h



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com