Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

UPSD3312D Datasheet(PDF) 143 Page - STMicroelectronics

Part # UPSD3312D
Description  fast 8032 MCU with programmable logic
PDF  272 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UPSD3312D Datasheet(HTML) 143 Page - STMicroelectronics

Back Button UPSD3312D Datasheet HTML 139Page - STMicroelectronics UPSD3312D Datasheet HTML 140Page - STMicroelectronics UPSD3312D Datasheet HTML 141Page - STMicroelectronics UPSD3312D Datasheet HTML 142Page - STMicroelectronics UPSD3312D Datasheet HTML 143Page - STMicroelectronics UPSD3312D Datasheet HTML 144Page - STMicroelectronics UPSD3312D Datasheet HTML 145Page - STMicroelectronics UPSD3312D Datasheet HTML 146Page - STMicroelectronics UPSD3312D Datasheet HTML 147Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 143 / 272 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
Obsolete
Product(s)
- Obsolete
Product(s)
UPSD33xx
Synchronous peripheral interface (SPI)
Doc ID 9685 Rev 7
143/272
configuration (which means the user does not have to use the SPISEL signal from
UPSD33xx in this case).
The SPI specification does not specify high-level protocol for data exchange, only low-level
bit-serial transfers are defined.
24.2
Full-duplex operation
When an SPI transfer occurs, 8 bits of data are shifted out on one pin while a different 8 bits
of data are simultaneously shifted in on a second pin. Another way to view this transfer is
that an 8-bit shift register in the Master and another 8-bit shift register in the Slave are
connected as a circular 16-bit shift register. When a transfer occurs, this distributed shift
register is shifted 8 bit positions; thus, the data in the Master and Slave devices are
effectively exchanged (see Figure 41 on page 143).
24.3
Bus-level activity
Figure 42 on page 144 details an SPI receive operation (with respect to bus Master) and
Figure 43 on page 144 details an SPI transmit operation. Also shown are internal flags
available to firmware to manage data flow. These flags are accessed through a number of
SFRs.
Note:
The UPSD33xx SPI interface SFRs allow the choice of transmitting the most significant bit
(MSB) of a byte first, or the least significant bit (LSB) first. The same bit-order applies to data
reception. Figure 42 and Figure 43 illustrate shifting the LSB first.
Figure 41.
SPI full-duplex data exchange
SPI Bus
Slave Device
Master Device
AI10485
SS
SPITxD
SPIRxD
Baud Rate
Generator
8-Bit Shift
Register
8-Bit Shift
Register
SPICLK
MOSI
MISO
SCLK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com