Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

UPSD3312D Datasheet(PDF) 219 Page - STMicroelectronics

Part # UPSD3312D
Description  fast 8032 MCU with programmable logic
PDF  272 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UPSD3312D Datasheet(HTML) 219 Page - STMicroelectronics

Back Button UPSD3312D Datasheet HTML 215Page - STMicroelectronics UPSD3312D Datasheet HTML 216Page - STMicroelectronics UPSD3312D Datasheet HTML 217Page - STMicroelectronics UPSD3312D Datasheet HTML 218Page - STMicroelectronics UPSD3312D Datasheet HTML 219Page - STMicroelectronics UPSD3312D Datasheet HTML 220Page - STMicroelectronics UPSD3312D Datasheet HTML 221Page - STMicroelectronics UPSD3312D Datasheet HTML 222Page - STMicroelectronics UPSD3312D Datasheet HTML 223Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 219 / 272 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
Obsolete
Product(s)
- Obsolete
Product(s)
UPSD33xx
PSD module
Doc ID 9685 Rev 7
219/272
Figure 73.
Port A structure
1.
Port pins PA0-PA3 are capable of Fast Slew Rate output drive option. Port pins PA4-PA7 are capable of Open Drain output
option.
27.4.48
Port B structure
Port B supports the following operating modes:
●
MCU I/O mode
●
GPLD Output mode from Output Macrocells MCELLABx, or MCELLBCx (OMC
allocator routes these signals)
●
GPLD Input mode to Input Macrocells IMCBx
●
Latched Address Output mode
Port B also supports Open Drain/Slew Rate output drive type options using the csiop Drive
Select registers. Pins PB0-PB3 can be configured to fast slew rate, pins PB4-PB7 can be
configured to Open Drain mode.
See Figure 74 on page 220 for details.
I/O PORT A
LOGIC
O
U
T
P
U
T
M
U
X
P
D
B
M
U
X
DIRECTION
DRIVE SELECT
CONTROL
DATA OUT
(MCUI/O)
ENABLE OUT
DATA IN (MCUI/O)
D BIT, PERIPH I/O MODE
PT OUTPUT ENABLE (.OE)
LATCHED ADDR BIT
OE
MUX
OUTPUT
ENABLE
TYPICAL
PIN, PORT A
PSD MODULE RESET
ONE of 6
CSIOP
REGISTERS
OUTPUT
SELECT
PERIPHERAL I/O
MODE SETS
DIRECTION
1
2
3
4
1
2
3
4
5
6
FROM OMC OUTPUT (MCELLABx)
FROM PLD
INPUT BUS
FROM AND-
OR ARRAY
FROM OMC
ALLOCATOR
D
CLR
DIRECTION
DRIVE
CONTROL
(MCUI/O)
DATA OUT
8032
WR
RESET
PSDsoft
8032 RD
PSELx
WR
RD
PERIPH I/O
DATA BIT
TO IMCs
PIO EN
CSIOP
REGIS-
TERS
Q
Q
Q
Q
DRIVE TYPE SELECT
(1)
8032
DATA
BITS
8032
DATA
BIT
PIN INPUT
CMOS
BUFFER
NO
HYSTERESIS
VDD
VDD
PIN
OUTPUT
1 = OPEN
DRAIN,
PA4 - PA7
1 = FAST
SLEW RATE,
PA0 - PA3
IMCA0 - IMCA7
AI09179



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com