Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

UPSD3312D Datasheet(PDF) 218 Page - STMicroelectronics

Part # UPSD3312D
Description  fast 8032 MCU with programmable logic
PDF  272 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UPSD3312D Datasheet(HTML) 218 Page - STMicroelectronics

Back Button UPSD3312D Datasheet HTML 214Page - STMicroelectronics UPSD3312D Datasheet HTML 215Page - STMicroelectronics UPSD3312D Datasheet HTML 216Page - STMicroelectronics UPSD3312D Datasheet HTML 217Page - STMicroelectronics UPSD3312D Datasheet HTML 218Page - STMicroelectronics UPSD3312D Datasheet HTML 219Page - STMicroelectronics UPSD3312D Datasheet HTML 220Page - STMicroelectronics UPSD3312D Datasheet HTML 221Page - STMicroelectronics UPSD3312D Datasheet HTML 222Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 218 / 272 page
background image
Obsolete
Product(s)
- Obsolete
Product(s)
Obsolete
Product(s)
- Obsolete
Product(s)
PSD module
UPSD33xx
218/272
Doc ID 9685 Rev 7
27.4.46
Individual port structures
Ports A, B, C, and D have some differences. The structure of each individual port is
described in the next sections.
27.4.47
Port A structure
Port A supports the following operating modes:
●
MCU I/O mode
●
GPLD Output mode from Output Macrocells MCELLABx
●
GPLD Input mode to Input Macrocells IMCAx
●
Latched Address Output mode
●
Peripheral I/O mode
Port A also supports Open Drain/Slew Rate output drive type options using csiop Drive
Select registers. Pins PA0-PA3 can be configured to fast slew rate, pins PA4-PA7 can be
configured to Open Drain mode. See Figure 73 on page 219 for details.
Table 151.
Port B Enable Out register (address = csiop + offset 0Dh)(1)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
PB7 OE
PB6 OE
PB5 OE
PB4 OE
PB3 OE
PB2 OE
PB1 OE
PB0 OE
1.
For each bit, 1 = pin drive is enabled as an output, 0 = pin drive is off (high-impedance, pin used as input)
Table 152.
Port C Enable Out register (address = csiop + offset 1Ah)(1)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
PC7 OE
N/A (JTAG)
N/A (JTAG)
PC4 OE
PC3 OE
PC2 OE
N/A (JTAG)
N/A (JTAG)
1.
For each bit, 1 = pin drive is enabled as an output, 0 = pin drive is off (high-impedance, pin used as input)
Table 153.
Port D Enable Out register (address = csiop + offset 1Bh)(1)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
N/A
N/A
N/A
N/A
N/A
PD2 OE(2)
PD1 OE
N/A
1.
For each bit, 1 = pin drive is enabled as an output, 0 = pin drive is off (high-impedance, pin used as input)
2.
Pin is not available on 52-pin UPSD33xx devices



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com