CP3SP33SMSSLASHNOPB datasheet(330/407 Pages) TI1

330 / 407 page

CP3SP33

SNOSCW5 – MAY 2013

www.ti.com

5M M4

Reserved

CLKPS

The Clock Prescaler field specifies the divisor used to generate the Timer Clock from PCLK

Clock. When the timer is configured to use the prescaled clock, PCLK Clock is divided by

(CLKPS + 1) to produce the timer clock. Therefore, the PCLK Clock divisor can range from 1

to 32.

32.5.2 Clock Unit Control Register n (TCKC_n)

The TCKC_n register is a byte-wide, read/write register that selects the clock source for each

timer/counter. Selecting the clock source also starts the counter. This register is cleared on reset, which

disables the timer/counters. The register format is shown below.

6 5

3 2

Reserved

C2CSEL

C1CSEL

C1CSEL The Counter 1 Clock Select field specifies the clock mode for Timer/Counter 1 as follows:

000 – No clock (Timer/Counter 1 stopped, modes 1, 2, and 3 only).

001 – Prescaled PCLK Clock.

010 – External event on TBn (modes 1 and 3 only).

011 – Pulse-accumulate mode based on TBn (modes 1 and 3 only).

100 – Slow Clock.

101 – Reserved.

110 – Reserved.

111 – Reserved.

C2CSEL The Counter 2 Clock Select field specifies the clock mode for Timer/Counter 2 as follows:

000 – No clock (Timer/Counter 2 stopped, modes 1, 2, and 3 only).

001 – Prescaled PCLK Clock.

010 – External event on TBn (modes 1 and 3 only).

011 – Pulse-accumulate mode based on TBn (modes 1 and 3 only).

100 – Slow Clock.

101 – Reserved.

110 – Reserved.

111 – Reserved.

32.5.3 Timer/Counter 1 Register n (TCNT1_n)

The TCNT1_n register is a 16-bit, read/write register that holds the current count value for Timer/Counter

1. The register contents are not affected by a reset and are unknown after power-up.

TCNT1

32.5.4 Timer/Counter 2 Register n (TCNT2_n)

The TCNT2_n register is a 16-bit, read/write register that holds the current count value for Timer/Counter

2. The register contents are not affected by a reset and are unknown after power-up.

TCNT2

32.5.5 Reload/Capture A Register n (TCRA_n)

The TCRA_n register is a 16-bit, read/write register that holds the reload or capture value for

Timer/Counter 1. The register contents are not affected by a reset and are unknown after power-up.

330

Dual Multi-Function Timers

Submit Documentation Feedback

Product Folder Links :CP3SP33

CP3SP33SMS/NOPB Datasheet(PDF) 330 Page - Texas Instruments

CP3SP33SMS/NOPB Datasheet(HTML) 330 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL