Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

CP3SP33SMS/NOPB Datasheet(PDF) 340 Page - Texas Instruments

Part # CP3SP33SMS/NOPB
Description  Connectivity Processor with Cache, DSP, and Bluetooth짰, USB, and Dual CAN Interfaces
PDF  407 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

CP3SP33SMS/NOPB Datasheet(HTML) 340 Page - Texas Instruments

Back Button CP3SP33SMS/NOPB Datasheet HTML 336Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 337Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 338Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 339Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 340Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 341Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 342Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 343Page - Texas Instruments CP3SP33SMS/NOPB Datasheet HTML 344Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 340 / 407 page
background image
System
Interrupt
Request 1
I1AEN
I1BEN
I1CEN
I1DEN
I1APD
I1BPD
I1CPD
I1DPD
System
Interrupt
Request 4
I4AEN
I4BEN
I4CEN
I4DEN
I4APD
I4BPD
I4CPD
I4DPD
DS093
CP3SP33
SNOSCW5 – MAY 2013
www.ti.com
Figure 33-6. VTU Interrupt Request Structure
Each of the timer pending bits, IxAPD through IxDPD, is set by a specific hardware event depending on
the mode of operation, i.e., PWM or Capture mode. Table 33-1 outlines the specific hardware events
relative to the operation mode which cause an interrupt pending bit to be set.
Table 33-1. VTU Interrupt Sources
PENDING FLAG
DUAL 8-BIT PWM MODE
16-BIT PWM MODE
CAPTURE MODE
IxAPD
Low Byte Duty Cycle match
Duty Cycle match
Capture to PERCAPx_n
IxBPD
Low Byte Period match
Period match
Capture to DTYCAPx_n
IxCPD
High Byte Duty Cycle match
N/A
Counter Overflow
IxDPD
High Byte Period match
N/A
N/A
33.1.6 Freeze Mode
If Freeze is mode is entered, all timer counter clocks will be inhibited and the current value of the timer
registers will be frozen; in capture mode, all further capture events are disabled. Once Freeze mode is
exited, counting will resume from the previous value and the capture input events are reenabled.
33.2 VTU Registers
Each of the two VTUs has a total of 19 user-accessible registers, as listed in Table 33-2. All registers are
word-wide and are initialized to a known value upon reset. All software accesses to the VTU registers
must be word accesses.
Table 33-2. VTU Registers
NAME
ADDRESS
DESCRIPTION
MODE_0
FF 8800h
Mode Control Register Module 0
MODE_1
FF 8C00h
Mode Control Register Module 1
340
Dual Versatile Timer Units (VTU)
Copyright © 2013, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links :CP3SP33



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com