AMD-K6-2ESLASH233AMZ datasheet(130/332 Pages) AMD

130 / 332 page

112

Signal Descriptions

Chapter 5

AMD-K6™-2E Processor Data Sheet

22529B/0—January 2000

Preliminary Information

5.33

LOCK# (Bus Lock)

Pin Attribute

Output

Pin Location

AH-04

Summary

The processor asserts LOCK# during a sequence of bus cycles to

ensure that the cycles are completed without allowing other bus

masters to intervene. Locked operations consist of two to five

bus cycles. LOCK# is asserted during the following operations:

An interrupt acknowledge sequence

Descriptor Table accesses

Page Directory and Page Table accesses

XCHG instruction

An instruction with an allowable LOCK prefix

In order to ensure that locked operations appear on the bus and

are visible to the entire system, any data operands addressed

during a locked cycle that reside in the processor’s cache are

flushed and invalidated from the cache prior to the locked

operation. If the cache line is in the modified state, it is written

back and invalidated prior to the locked operation. Likewise,

any data read during a locked operation is not cached.

The processor is designed so that LOCK# does not glitch.

Driven and Floated

During a locked cycle, LOCK# is asserted off the same clock

edge on which ADS# is asserted and remains asserted until the

last BRDY# of the last bus cycle is sampled asserted. The

processor negates LOCK# for at least one clock between

consecutive sequences of locked operations to allow the system

logic to arbitrate for the bus.

LOCK# is floated off the clock edge on which BOFF# is sampled

asserted and off the clock edge on which the processor asserts

HLDA in response to HOLD. When LOCK# is floated due to

BOFF# sampled asserted, the system logic is responsible for

preservin g t h e lock cond ition w h ile LO CK # is in th e

high-impedance state.

AMD-K6-2E/233AMZ Datasheet(PDF) 130 Page - Advanced Micro Devices

AMD-K6-2E/233AMZ Datasheet(HTML) 130 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL