| Electronic Components Datasheet Search |
|
AX88180 Datasheet(PDF) 27 Page - ASIX Electronics Corporation |
|
|
|||||||||||||||||||||||||||||
AX88180 Datasheet(HTML) 27 Page - ASIX Electronics Corporation |
|
27 / 47 page ![]() AX88180 27 ASIX ELECTRONICS CORPORATION 4.31 RXINDICATOR--Receive Indicator Register Offset Address= 0xFC90 Default = 0x0000_0000 Field Name Type Default Description 31:1 - R All 0’s Reserved 0 RXSTART R/W 0 Receive Start Driver sets this bit to start or end receive operation from RX buffer of AX88180. 1= Start read RX buffer 0= End read RX buffer 4.32 TXST--TX Status Register Offset Address = 0xFC94 Default = 0x0000_0000 Field Name Type Default Description 31:4 - R All 0’s Reserved 3 TXD3FAIL R 0 TX Descriptor3 Transmit Fail When this bit is set 1, it means AX88180 fails in transmission of descriptor3. This bit will be self-cleared when driver reads TXST register. 2 TXD2FAIL R 0 TX Descriptor2 Transmit Fail When this bit is set 1, it means A88180 fails in transmission of descriptor2. This bit will be self-cleared when driver reads TXST register. 1 TXD1FAIL R 0 TX Descriptor1 Transmit Fail When this bit is set 1, it means AX88180 fails in transmission of descriptor1. This bit will be self-cleared when driver reads TXST register. 0 TXD0FAIL R 0 TX Descriptor0 Transmit Fail When this bit is set 1, it means AX88180 fails in transmission of descriptor0. This bit will be self-cleared when driver reads TXST register. 4.33 MDCLKPAT--MDC Clock Pattern Register Offset Address = 0xFCA0 Default = 0x0000_8040 Field Name Type Default Description 31:16 - R All 0’s Reserved 15:8 - R/W 0x80 Reserved, must set to 0x80 for normal operation 7:0 MDCPAT R/W 0x40 MDC Clock Divide Factor This field defines the divided factor of host clock. AX88180 will refer to this field and generate a low speed clock to PHY. 4.34 RXCHKSUMCNT--RX IP/UDP/TCP Checksum Error Counter Offset Address = 0xFCA4 Default = 0x0000_0000 Field Name Type Default Description 31:16 - R All 0’s Reserved 15:0 RXCHKERCNT R/W All 0’s RX Checksum Error Counter If the RXCHKSUM field of RX_CFG register is set to ‘1’, MAC will check the checksum of IP, TCP or UDP packet. Whenever there is checksum error detected, this field will be added one. The value will be rounded back to 0x0000 if it exceeds 0xFFFF. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |