Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

S9S08QD2CSC Datasheet(PDF) 104 Page - Freescale Semiconductor, Inc

Part # S9S08QD2CSC
Description  HCS08 Microcontrollers
PDF  198 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

S9S08QD2CSC Datasheet(HTML) 104 Page - Freescale Semiconductor, Inc

Back Button S9S08QD2CSC Datasheet HTML 100Page - Freescale Semiconductor, Inc S9S08QD2CSC Datasheet HTML 101Page - Freescale Semiconductor, Inc S9S08QD2CSC Datasheet HTML 102Page - Freescale Semiconductor, Inc S9S08QD2CSC Datasheet HTML 103Page - Freescale Semiconductor, Inc S9S08QD2CSC Datasheet HTML 104Page - Freescale Semiconductor, Inc S9S08QD2CSC Datasheet HTML 105Page - Freescale Semiconductor, Inc S9S08QD2CSC Datasheet HTML 106Page - Freescale Semiconductor, Inc S9S08QD2CSC Datasheet HTML 107Page - Freescale Semiconductor, Inc S9S08QD2CSC Datasheet HTML 108Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 104 / 198 page
background image
Analog-to-Digital Converter (S08ADC10V1)
MC9S08QD4 Series MCU Data Sheet, Rev. 6
104
Freescale Semiconductor
76
54
3
2
10
R
ADLPC
ADIV
ADLSMP
MODE
ADICLK
W
Reset:
00
00
0
0
00
Figure 8-10. Configuration Register (ADCCFG)
Table 8-5. ADCCFG Register Field Descriptions
Field
Description
7
ADLPC
Low Power Configuration — ADLPC controls the speed and power configuration of the successive
approximation converter. This is used to optimize power consumption when higher sample rates are not required.
0 High speed configuration
1 Low power configuration: {FC31}The power is reduced at the expense of maximum clock speed.
6:5
ADIV
Clock Divide Select — ADIV select the divide ratio used by the ADC to generate the internal clock ADCK.
Table 8-6 shows the available clock configurations.
4
ADLSMP
Long Sample Time Configuration — ADLSMP selects between long and short sample time. This adjusts the
sample period to allow higher impedance inputs to be accurately sampled or to maximize conversion speed for
lower impedance inputs. Longer sample times can also be used to lower overall power consumption when
continuous conversions are enabled if high conversion rates are not required.
0 Short sample time
1 Long sample time
3:2
MODE
Conversion Mode Selection — MODE bits are used to select between 10- or 8-bit operation. See Table 8-7.
1:0
ADICLK
Input Clock Select — ADICLK bits select the input clock source to generate the internal clock ADCK. See
Table 8-8.
Table 8-6. Clock Divide Select
ADIV
Divide Ratio
Clock Rate
00
1
Input clock
01
2
Input clock
÷ 2
10
4
Input clock
÷ 4
11
8
Input clock
÷ 8
Table 8-7. Conversion Modes
MODE
Mode Description
00
8-bit conversion (N=8)
01
Reserved
10
10-bit conversion (N=10)
11
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com