UPSD3312D datasheet(149/272 Pages) STMICROELECTRONICS

149 / 272 page

Obsolete

Product(s)

- Obsolete

Product(s)

Obsolete

Product(s)

- Obsolete

Product(s)

UPSD33xx

Synchronous peripheral interface (SPI)

Doc ID 9685 Rev 7

149/272

Table 91.

SPISTAT: SPI Interface Status register (SFR D3h, Reset Value 02h)

Table 92.

SPISTAT register bit definition

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

–

BUSY

TEISF

RORISF

TISF

RISF

Bit

Symbol

R/W

Definition

7-5

–

Reserved

4BUSY

SPI Busy

0 = Transmit or Receive is completed

1 = Transmit or Receive is in process

TEISF

Transmission End Interrupt Source flag

0 = Automatically resets to '0' when firmware reads this

1 = Automatically sets to '1' when transmission end occurs

RORISF

Receive Overrun Interrupt Source flag

0 = Automatically resets to '0' when firmware reads this

1 = Automatically sets to '1' when receive overrun occurs

1TISF

Transfer Interrupt Source flag

0 = Automatically resets to '0' when SPITDR is full (just after

the SPITDR is written)

1 = Automatically sets to '1' when SPITDR is empty (just after

byte loads from SPITDR into SPI shift register)

0RISF

Receive Interrupt Source flag

0 = Automatically resets to '0' when SPIRDR is empty (after

the SPIRDR is read)

1 = Automatically sets to '1' when SPIRDR is full

UPSD3312D Datasheet(PDF) 149 Page - STMicroelectronics

UPSD3312D Datasheet(HTML) 149 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL