ADV7181BBCPZ datasheet(41/96 Pages) AD

41 / 96 page

ADV7181B

Rev. 0 | Page 41 of 96

Table 54. Recommended User Settings for NTSC

(See Figure 21)

Write

0x31

VSync Field Control 1

0x12

0x32

VSync Field Control 2

0x81

0x33

VSync Field Control 3

0x84

0x37

Polarity

0x29

0xE5

NTSV_V_Bit_Beg

0x0

0xE6

NTSC_V_Bit_End

0x3

0xE7

NTSC_F_Bit_Tog

0x85

ADVANCE BEGIN OF

VSYNC BY NVBEG[4:0]

DELAY BEGIN OF

VSYNC BY NVBEG[4:0]

VSYNC BEGIN

NVBEGSIGN

ODD FIELD?

YES

NVBEGDELO

VSBHO

ADDITIONAL

DELAY BY

1 LINE

ADVANCE BY

0.5 LINE

NVBEGDELE

VSBHE

ADDITIONAL

DELAY BY

1 LINE

ADVANCE BY

0.5 LINE

NOT VALID FOR USER

PROGRAMMING

Figure 22. NTSC VSync Begin

NVBEGDELO NTSC VSync Begin Delay on Odd Field,

Address 0xE5 [7]

When NVBEGDELO is 0 (default), there is no delay.

Setting NVBEGDELO to 1 delays VSync going high on an odd

field by a line relative to NVBEG.

NVBEGDELE NTSC Vsync Begin Delay on Even Field,

Address 0xE5 [6]

When NVBEGDELE is 0 (default), there is no delay.

Setting NVBEGDELE to 1 delays VSync going high on an even

field by a line relative to NVBEG.

NVBEGSIGN NTSC VSync Begin Sign, Address 0xE5 [5]

Setting NVBEGSIGN to 0 delays the start of VSync. Set for user

manual programming.

Setting NVBEGSIGN to 1 (default) advances the start of VSync.

Not recommended for user programming.

NVBEG[4:0] NTSC VSync Begin, Address 0xE5 [4:0]

The default value of NVBEG is 00101, indicating the NTSC

VSync begin position.

For all NTSC/PAL VSync timing controls, both the V bit in the

AV code and the VSync on the VS pin are modified.

ADVANCE END OF

VSYNC BY NVEND[4:0]

DELAY END OF VSYNC

BY NVEND[4:0]

VSYNC END

NVENDSIGN

ODD FIELD?

YES

NVENDDELO

VSEHO

ADDITIONAL

DELAY BY

1 LINE

ADVANCE BY

0.5 LINE

NVENDDELE

VSEHE

ADDITIONAL

DELAY BY

1 LINE

ADVANCE BY

0.5 LINE

NOT VALID FOR USER

PROGRAMMING

Figure 23. NTSC VSync End

NVENDDELO NTSC VSync End Delay on Odd Field,

Address 0xE6 [7]

When NVENDDELO is 0 (default), there is no delay.

Setting NVENDDELO to 1 delays VSync from going low on an

odd field by a line relative to NVEND.

ADV7181BBCPZ Datasheet(PDF) 41 Page - Analog Devices

ADV7181BBCPZ Datasheet(HTML) 41 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

Datasheet Download

Link URL