| Electronic Components Datasheet Search |
|
HC08KL8GRS/D Datasheet(PDF) 102 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HC08KL8GRS/D Datasheet(HTML) 102 Page - NXP Semiconductors |
|
102 / 256 page ![]() System Integration Module (SIM) General Release Specification MC68HC08KL8 — Rev. 2.0 System Integration Module (SIM) ILAD — Illegal Address Reset Bit (opcode fetches only) 1 = An illegal address reset has occurred since the last read of the RSR. 0 = POR or read of RSR USB — Universal Serial Bus Reset Bit 1 = Last reset caused by an USB module 0 = POR or read of RSR 8.8.3 Break Flag Control Register The break control register contains a bit that enables software to clear status bits while the MCU is in a break state. NOTE: Writing to a reserved address can have unpredictable effects on MCU operation. BCFE — Break Clear Flag Enable Bit This read/write bit enables software to clear status bits by accessing status registers while the MCU is in a break state. To clear status bits during the break state, the BCFE bit must be set. 1 = Status bits clearable during break 0 = Status bits not clearable during break Address: $FE03 Bit 7 654321 Bit 0 Read: BCFE RRRRRRR Write: POR: 0 R = Reserved Figure 8-21. Break Flag Control Register (BFCR) Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |