HC08KL8GRSSLASHD datasheet(98/256 Pages) NXP

98 / 256 page

System Integration Module (SIM)

General Release Specification

MC68HC08KL8 — Rev. 2.0

System Integration Module (SIM)

NOTE:

External crystal applications should use the full stop recovery time by not

selecting the SSREC option.

A break interrupt during stop mode sets the SIM break stop/wait bit

(SBSW) in the break status register (BSR).

The SIM counter is held in reset from the execution of the STOP

instruction until the beginning of stop recovery. It is then used to time the

recovery period. Figure 8-17 shows stop mode entry timing.

NOTE:

To minimize stop current, all pins configured as inputs should be driven

to a logic 1 or logic 0.

Figure 8-17. Stop Mode Entry Timing

Figure 8-18. Stop Mode Recovery from Interrupt or Break

STOP ADDR + 1

SAME

IAB

IDB

PREVIOUS DATA

NEXT OPCODE

SAME

STOP ADDR

SAME

R/W

CPUSTOP

NOTE: Previous data can be operand data or the STOP opcode, depending on the last

instruction.

CGMXCLK

INT/BREAK

IAB

STOP + 2

SP – 1

SP – 2

SP – 3

STOP +1

STOP RECOVERY PERIOD

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC08KL8GRS/D Datasheet(PDF) 98 Page - NXP Semiconductors

HC08KL8GRS/D Datasheet(HTML) 98 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL