Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

AMD-K6-2E/233AMZ Datasheet(PDF) 114 Page - Advanced Micro Devices

Part # AMD-K6-2E/233AMZ
Description  AMD-K6??2E Embedded Processor
PDF  332 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AMD-K6-2E/233AMZ Datasheet(HTML) 114 Page - Advanced Micro Devices

Back Button AMD-K6-2E/233AMZ Datasheet HTML 110Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 111Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 112Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 113Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 114Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 115Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 116Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 117Page - Advanced Micro Devices AMD-K6-2E/233AMZ Datasheet HTML 118Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 114 / 332 page
background image
96
Signal Descriptions
Chapter 5
AMD-K6™-2E Processor Data Sheet
22529B/0—January 2000
Preliminary Information
5.13
BRDYC# (Burst Ready Copy)
Pin Attribute
Input, Internal Pullup
Pin Location
Y-03
Summary
BRDYC # has the identical function as BRDY #. In the event
BRDY # becomes too heavily loaded due to a large fanout or
loading in a system, BRDYC # can be used to reduce this
loading, which improves timing.
Sampled
BRDYC# is sampled every clock edge within a bus cycle starting
with the clock edge after the clock edge that negates ADS#.
5.14
BREQ (Bus Request)
Pin Attribute
Output
Pin Location
AJ-01
Summary
BREQ is asserted by the processor to request the bus in order to
complete an internally pending bus cycle. The system logic can
use BREQ to arbitrate among the bus participants. If the
processor does not own the bus, BREQ is asserted until the
processor gains access to the bus in order to begin the pending
cycle or until the processor no longer needs to run the pending
cycle. If the processor currently owns the bus, BREQ is asserted
with ADS #. The processor asserts BREQ for each assertion of
ADS# but does not necessarily assert ADS# for each assertion of
BREQ.
Driven
BREQ is asserted off the same clock edge on which ADS # is
asserted. BREQ can also be asserted off any clock edge,
independent of the assertion of ADS #. BREQ can be negated
one clock edge after it is asserted.
The processor always drives BREQ except in the three-state test
mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com