AMD-K6-2ESLASH233AMZ datasheet(115/332 Pages) AMD

115 / 332 page

Chapter 5

Signal Descriptions

22529B/0—January 2000

AMD-K6™-2E Processor Data Sheet

Preliminary Information

5.15

CACHE# (Cacheable Access)

Pin Attribute

Output

Pin Location

U-03

Summary

For reads, CACHE # is asserted to indicate the cacheability of

the current bus cycle. In addition, if the processor samples

KEN # assert ed, which in dicates t he driven address is

cacheable, the cycle is a 32-byte burst read cycle. For write

cycles, CACHE# is asserted to indicate the current bus cycle is a

modified cache-line writeback. KEN # is ignored during

writebacks. If CACHE # is not asserted, or if KEN # is sampled

negated during a read cycle, the cycle is not cacheable and

defaults to a single-transfer cycle.

Driven and Floated

CACHE# is driven off the same clock edge as ADS# and remains

in the same state until the clock edge on which NA # or the last

expected BRDY# of the cycle is sampled asserted.

CACHE # is floated off the clock edge that BOFF # is sampled

asserted and off the clock edge that the processor asserts HLDA

in recognition of HOLD.

5.16

CLK (Clock)

Pin Attribute

Input

Pin Location

AK-18

Summary

The CLK signal is the bus clock for the processor and is the

reference for all signal timings under normal operation (except

for TDI, TDO, TMS, and TRST#). BF[2:0] determine the internal

frequency multiplier applied to CLK to obtain the processor’s

core operating frequency. See “BF[2:0] (Bus Frequency)” on

page 93 for a list of the processor-to-bus clock ratios.

Sampled

The CLK signal must be stable a minimum of 1.0 ms prior to the

negation of RESET to ensure the proper operation of the

processor. See “CLK Switching Characteristics” on page 267 for

details regarding the CLK specifications.

AMD-K6-2E/233AMZ Datasheet(PDF) 115 Page - Advanced Micro Devices

AMD-K6-2E/233AMZ Datasheet(HTML) 115 Page - Advanced Micro Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL