Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

MC68HC908GR4MP Datasheet(PDF) 192 Page - Freescale Semiconductor, Inc

Part # MC68HC908GR4MP
Description  M68HC08 Microcontrollers
PDF  286 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC68HC908GR4MP Datasheet(HTML) 192 Page - Freescale Semiconductor, Inc

Back Button MC68HC908GR4MP Datasheet HTML 188Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 189Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 190Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 191Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 192Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 193Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 194Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 195Page - Freescale Semiconductor, Inc MC68HC908GR4MP Datasheet HTML 196Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 192 / 286 page
background image
System Integration Module (SIM)
MC68HC908GR8 • MC68HC908GR4 Data Sheet, Rev. 7
192
Freescale Semiconductor
19.3.2.1 Power-On Reset
When power is first applied to the MCU, the power-on reset module (POR) generates a pulse to indicate
that power-on has occurred. The external reset pin (RST) is held low while the SIM counter counts out
4096 + 32 CGMXCLK cycles. Thirty-two CGMXCLK cycles later, the CPU and memories are released
from reset to allow the reset vector sequence to occur.
At power-on, these events occur:
•
A POR pulse is generated.
•
The internal reset signal is asserted.
•
The SIM enables CGMOUT.
•
Internal clocks to the CPU and modules are held inactive for 4096 CGMXCLK cycles to allow
stabilization of the oscillator.
•The RST pin is driven low during the oscillator stabilization time.
•
The POR bit of the SIM reset status register (SRSR) is set and all other bits in the register are
cleared.
Figure 19-7. POR Recovery
19.3.2.2 Computer Operating Properly (COP) Reset
An input to the SIM is reserved for the COP reset signal. The overflow of the COP counter causes an
internal reset and sets the COP bit in the SIM reset status register (SRSR). The SIM actively pulls down
the RST pin for all internal reset sources.
The COP module is disabled if the RST pin or the IRQ pin is held at Vtst while the MCU is in monitor mode.
The COP module can be disabled only through combinational logic conditioned with the high voltage
signal on the RST or the IRQ pin. This prevents the COP from becoming disabled as a result of external
noise. During a break state, Vtst on the RST pin disables the COP module.
PORRST
OSC1
CGMXCLK
CGMOUT
RST
IAB
4096
CYCLES
32
CYCLES
32
CYCLES
$FFFE
$FFFF
IRST



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com