Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

TMS320F241FN Datasheet(PDF) 48 Page - Texas Instruments

Part # TMS320F241FN
Description  DSP CONTROLLER
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TMS320F241FN Datasheet(HTML) 48 Page - Texas Instruments

Back Button TMS320F241FN Datasheet HTML 44Page - Texas Instruments TMS320F241FN Datasheet HTML 45Page - Texas Instruments TMS320F241FN Datasheet HTML 46Page - Texas Instruments TMS320F241FN Datasheet HTML 47Page - Texas Instruments TMS320F241FN Datasheet HTML 48Page - Texas Instruments TMS320F241FN Datasheet HTML 49Page - Texas Instruments TMS320F241FN Datasheet HTML 50Page - Texas Instruments TMS320F241FN Datasheet HTML 51Page - Texas Instruments TMS320F241FN Datasheet HTML 52Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 66 page
background image
TMS320C242
DSP CONTROLLER
SPRS063B – DECEMBER 1997 – REVISED DECEMBER 1999
48
POST OFFICE BOX 1443
• HOUSTON, TEXAS 77251–1443
external reference crystal/clock with PLL circuit enabled
timings with the PLL circuit enabled
PARAMETER
MIN
TYP
MAX
UNIT
f
Input clock frequency
Oscillator/Resonator
1
5
MHz
fx
Input clock frequency
CLKIN
1
5
MHz
C1, C2
Load capacitance
10
pF
switching characteristics over recommended operating conditions [H = 0.5 tc(CO)] (see Figure 18)
PARAMETER
CLOCK MODE
MIN
TYP
MAX
UNIT
tc(CO)
Cycle time, CLKOUT
50
ns
tf(CO)
Fall time, CLKOUT
4
ns
tr(CO)
Rise time, CLKOUT
4
ns
tw(COL)
Pulse duration, CLKOUT low
H–3
H
H+3
ns
tw(COH)
Pulse duration, CLKOUT high
H–3
H
H+3
ns
tp
Transition time, PLL synchronized after PLL enabled
before PLL lock,
CLKIN multiply by 4
2500tc(Cl)
ns
timing requirements (see Figure 18)
EXTERNAL REFERENCE
CRYSTAL
MIN
MAX
UNIT
tc(Cl)
Cycle time†, XTAL1/CLKIN
5 MHz
200
ns
tf(Cl)
Fall time, XTAL1/CLKIN
5
ns
tr(Cl)
Rise time, XTAL1/CLKIN
5
ns
tw(CIL)
Pulse duration, XTAL1/CLKIN low as a percentage of tc(Cl)
40
60
%
tw(CIH)
Pulse duration, XTAL1/CLKIN high as a percentage of tc(Cl)
40
60
%
† This device utilizes a fully static design and, therefore, can operate with input clock cycle time [tc(CI)] approaching infinity. The device is
characterized at frequencies approaching 0 Hz, but is tested at fclk = 6.7 MHz to meet device test time requirements.
NOTE: Timings assume CLKOUT is set to output CPUCLK. CLKOUT is initialized to CPUCLK by power-on reset.Timings assume CLKOUT is
set to output CPUCLK. CLKOUT is initialized to CPUCLK by power-on reset.
XTAL1/CLKIN
CLKOUT
tc(CI)
tw(CIL)
tw(CIH)
tf(Cl)
tr(Cl)
tw(COL)
tw(COH)
tc(CO)
tr(CO)
tf(CO)
tf(CO)
Figure 18. CLKIN-to-CLKOUT Timing for PLL Oscillator Mode, Multiply-by-4 Option with 5-MHz Clock



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com